MPQ2026A



40V, 300mA Dual-Channel LDO with Pre-Boost, I²C, and ADC for Digital Diagnosis and Protection, AEC-Q100 Qualified

DESCRIPTION

The MPQ2026A is a dual-channel, low-dropout (LDO) regulator. It contains a boost pre-regulator operating at either 400kHz or 2.2MHz with an I²C interface, as well as one-time programmable (OTP) memory. The device provides phantom power to low-noise amplifiers (LNAs) for active antennas in automotive systems, and can work in cold-crank conditions (3V) up to load-dump conditions (40V).

The device delivers up to 300mA per channel with excellent load and line regulation. When the battery is healthy (meaning the input voltage (V_{IN}) exceeds the pre-boost turn-on threshold) during normal operation, the pre-boost regulator is completely turned off to reduce the quiescent current. This makes the MPQ2026A well-suited for power supplies that are always turned on.

The pre-boost regulator provides an integrated MOSFET to further reduce the external component count and EMI. Both the LDO and boost outputs can be configured via the I²C interface. The pre-boost regulator's output voltage (V_{OUT_BOOST}) can be configured between 6.5V and 15.9V. The LDO output voltages (V_{OUT1} and V_{OUT2}) can be configured between 1V and 13.6V. This protects the LDO output during load dumps.

During bench evaluations. different configurations can be easily obtained via the I²C interface. instead of reworking external components. Once the optimal settings have reached. the multi-page been one-time programmable memory can permanently store the settings.

The MPQ2026A is available in a QFN-16 (4mmx4mm) package.

FEATURES


- Powerful Digital Capabilities:
 - No External Resistor Network for Output Voltage Settings
 - Configurable, Dual LDOs:
 - 300mA Continuous Output Current (I_{OUTx}) per Channel
 - 1V to 13.6V Output Voltage (V_{OUTx}) Range
 - Over-Temperature Protection
 - Configurable, Asynchronous Pre-Boost Regulator:
 - 4A/40V Internal MOSFET
 - 6.5V to 15.9V Output Voltage (V_{OUT_BOOST}) Range with 100mV Adjustable Steps
 - 400kHz or 2.2MHz Switching Frequency (f_{SW})
 - Over-Temperature Protection
 - o I²C Interface
 - Analog-to-Digital Converter (ADC) for LDO Output Voltages and Load Currents
 - Multi-Page One-Time Programmable (OTP) Memory
- Optimized for EMC/EMI:
 - Frequency Dithering for Low-EMI Operation
- Additional Features:
 - Wide 3V to 40V Input Voltage Range
 - 35µA Low Quiescent Current
 - Soft Start for All Regulator Outputs
 - LDO Short-to-Battery Detection
 - Available in a QFN-16 (4mmx4mm) Package
 - Available with Wettable Flanks
 - o Available in AEC-Q100 Grade 1


APPLICATIONS

- Antenna Phantom Power
- Automotive Cameras
- ADAS with Functional Safety and ASIL Requirements

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

TYPICAL APPLICATION







ORDERING INFORMATION

Part Nu	umber*	Package	Top Marking	MSL Rating***
MPQ2026AGR	E-xxxx-AEC1**	QFN-16 (4mmx4mm)	See Below	1

* For Tape & Reel, add suffix -Z (e.g. MPQ2026AGRE-xxxx-AEC1-Z).


** "-xxxx" is the configuration code identifier for the register settings stored in the OTP register. Each "-x" can be a hexadecimal value between 0 and F. The default code is "-0000." Contact an MPS FAE to create this unique number.

*** Moisture Sensitivity Level Rating

TOP MARKING

MPSYWW M2026A LLLLLL E

MPS: MPS prefix Y: Year code WW: Week code M2026A: Part number LLLLLL: Lot number E: Wettable flank



PIN FUNCTIONS

Pin #	Name	Description
1	VCC	Bias supply. The VCC pin is a 5V, internal regulator output. VCC supplies power to the l^2C interface, internal control circuit, and gate drivers. Place an external, low-ESR decoupling capacitor from VCC to ground, and close to this pin. A 1µF to 10µF ceramic capacitor is recommended.
2	AGND	Analog ground. The AGND pin is the ground for the internal logic and signal control blocks.
3	LDO_IN	Supply input of the dual LDOs. In addition the capacitors for the boost converter on the FB pin, place a 1μ F to 10μ F ceramic between the LDO_IN pin and ground.
4	OUT1	Output of LDO1. For stability, place a lower-value ceramic capacitor at the OUT1 pin to act as an output capacitor. A 10μ F ceramic capacitor is recommended for most applications.
5	OUT2	Output of LDO2. For stability, place a lower-value ceramic capacitor at the OUT2 pin to act as an output capacitor. A 10µF ceramic capacitor is recommended for most applications.
6	/FT	Fault pin output. The /FT pin is an open-drain status pin. Connect /FT to a voltage source ($\leq 5V$) with a resistor (e.g. 100k Ω). Float or ground this pin if it is not used.
7	EN	Enable. Pull the EN pin below the falling threshold (2.2V) to shut down the chip. Pull EN above its rising threshold (2.4V) to enable the chip. To enable the chip, EN can be connected to VIN through a pull-up resistor (e.g. $100k\Omega$). EN has an internal, $3.3M\Omega$ pull-down resistor. Float the EN pin to disable the chip.
8	GND	Power ground. The GND pin is the reference ground for the regulated output voltage. Connect GND to larger copper areas to improve the thermal results.
9	VIN	Input supply. The VIN pin supplies power to all of the internal control circuitries and the power switch connected to SW. Connect a decoupling capacitor from VIN to ground, and place it as close as possible to VIN.
10	SW	Switching node. The SW pin is the switching node of the asynchronous pre-boost converter. Place a Schottky diode and an inductor at SW to form a pre-boost converter. Float the SW pin if it is not used.
11	FB	Boost converter feedback. An internal resistor divider is connected between the FB pin and ground. Connect FB to the rectifier diode of the asynchronous pre-boost converter. The output capacitors for the boost should be placed as close to this pin as possible, with a short return path to the ground plane. Float the FB pin if it is not used.
12	ADD	Address setting for I ² C. Connect a resistor between the ADD pin and ground to set the I ² C address. Float the ADD pin if it is not used.
13	SDA	I ² C serial data. The SDA pin is an open-drain port. An external pull-up resistor is required to connect this pin to the supply rail of the I ² C bus. If SDA is not used, it is recommended to connect SDA to the VCC pin through a resistor (e.g. $100k\Omega$).
14	SCL	I ² C serial clock. The SCL pin is an open-drain port. An external pull-up resistor is required to connect this pin to the supply rail of the I ² C bus. If SCL is not used, it is recommended to connect SCL to the VCC pin through a resistor (e.g. $100k\Omega$).
15	ADJ2	The reference voltage input for LDO2. In tracking mode for the LDO output voltage, connect the ADJ2 pin directly to the voltage reference, or use a voltage divider for lower output voltages. If ADJ2 is not used, float this pin or connect it to GND.
16	ADJ1	The reference voltage input for LDO1. In tracking mode for the LDO output voltage, connect the ADJ1 pin directly to the voltage reference, or use a voltage divider for lower output voltages. If ADJ1 is not used, float this pin or connect it to GND.
-	Exposed pad	Exposed thermal power pad. Connect the exposed pad (EP) to the ground plane for optimal heat dissipation. Do not use EP as the primary electrical ground connection.

ABSOLUTE MAXIMUM RATINGS (1)

VIN, SW, FB, LDO_IN, OUT1, O	UT2
	0.3V to +45V
ADJ1, ADJ2	0.3V to +15V
All other pins	0.3V to +5.5V
Continuous power dissipation (T	_A = 25°C) ^{(2) (6)}
QFN-16 (4mmx4mm)	4W
Junction temperature	150°C
Lead temperature	260°C
Storage temperature	65°C to +150°C

ESD Discharge (ESD) Ratings

Human body model (HBM)	
VCC - VIN	
Other pins	Class 2 ⁽³⁾
Charged device model (CDM)	

Recommended Operating Conditions

V _{IN}
Pre-boost regulator output voltage (V _{OUT_BOOST})
6.5V to 15.9V
LDO output voltage (Vout1, Vout2)
1V to 13.6V
LDO load current range (I _{OUT1} , I _{OUT2}) 300mA
Operating junction temp (T _J)40°C to +150°C

Thermal Resistance θ_{JA} θ_{JC}

QFN-16 (4mmx4mm)

JESD51-5/7	40.4	6	°C/W ⁽⁵⁾
EVQ2026A-R-00A	31	5.5.	°C/W ⁽⁶⁾

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature, T_J (MAX), the junction-toambient thermal resistance, θ_{JA} , and the ambient temperature, T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)- T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the regulator may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) Per AEC-Q100-002.
- Per AEC-Q100-011.
- 5) Measured on JESD51-5/7, 4-layer PCB, where a thermal via array under the exposed pad. The values given in this table are only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-5/7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application, the value of θ_{JC} shows the thermal resistance from junction-to-case bottom.
- 6) Measured on EVQ2026Å-R-00A, 4-layer, 2oz, 9cmx9cm PCB, the value of θ_{JC} shows the thermal resistance from junction-to-case top.

ELECTRICAL CHARACTERISTICS

Typical values are at $V_{IN} = 13.5V$, $V_{EN} = 3V$, $T_J = 25^{\circ}C$, all voltages with respect to ground, unless otherwise noted. Minimum and maximum values are at $V_{IN} = 13.5V$, $V_{EN} = 3V$, $T_J = -40^{\circ}C$ to $+150^{\circ}C$, all voltages with respect to ground, guaranteed by characterization, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Input Voltage and Current I						
Input voltage	VIN		3		40	V
Supply current (quiescent)		LDO enabled, boost disabled, $V_{OUT1} = V_{OUT2} = 9V$, ADC disabled, no load, $T_J = 25^{\circ}C$		35		μA
	-	LDO enabled, boost disabled, $V_{OUT1} = V_{OUT2} = 9V$, ADC disabled, no load, $T_J = -40^{\circ}C$ to $+150^{\circ}C$			135	μA
Supply current (shutdown)	Isd	$V_{EN} = 0V$			5	μA
V _{IN} under-voltage lockout (UVLO) rising threshold	UVLO _{VTH-R}	Boost enabled Boost disabled	2.6	2.8 4.2	3	V
		Boost enabled	1.8	2	2.2	V
V _{IN} UVLO falling threshold	UVLO _{VTH-F}	Boost disabled		3.8		V
Pre-boost under-voltage filtering time	t _{BST-UV}	Time after V _{IN} falls below boost turn- on threshold to generate the first switching pulse	10		200	μs
Thermal Shutdown and Ove						-
Thermal shutdown (7)	T _{SD}	Junction temperature rising		170		°C
Thermal shutdown hysteresis ⁽⁷⁾	T _{SD-HYS}			20		°C
/FT		· · ·				
/FT sink current capacity	VFT-SINK	Sink 4mA			300	mV
/FT delay time	tft-delay	Rising edge Falling edge		40 40		µs µs
/FT leakage current	IFT-LKG			10	100	nA
Enable	IFT-LKG	11		10	100	117
Enable rising threshold	EN _{VTH_R}	Level sensitive input	2.1	2.4	2.7	
Enable falling threshold	ENVTH_F	Level sensitive input	1.9	2.2	2.5	V
Enable threshold hysteresis	VEN-HYS			200		mV
Enable input current	IEN	$V_{EN} = 2V$		0.6	1.2	μA
Internal VCC						
VCC regulator	Vcc	Icc = 0mA	4.8	5	5.2	V
Fault Detection						•
		Default setting: reg 0x0F, bits[7:6] = 00		15		
Power on short-to-battery	t _{BLK-RC}	Reg 0x0F, bits[7:6] = 01		7		ms
detection window	ULN-NU	Reg 0x0F, bits[7:6] = 10		3		
		Reg 0x0F, bits[7:6] = 11		1		
Short to battery threshold	Vstb	V _{OUT} - V _{IN} , check during turn-on sequence		-80	-10	mV

ELECTRICAL CHARACTERISTICS (continued)

Typical values are at $V_{IN} = 13.5V$, $V_{EN} = 3V$, $T_J = 25^{\circ}C$, all voltages with respect to ground, unless otherwise noted. Minimum and maximum values are at $V_{IN} = 13.5V$, $V_{EN} = 3V$, $T_J = -40^{\circ}C$ to $+150^{\circ}C$, all voltages with respect to ground, guaranteed by characterization, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units	
Dual Linear Regulator (I	LDO1 and LD	002)					
Populated output range	Maximum	Configurable range	1		13.6	V	
Regulated output range	Vout1/2	Default setting		9		V	
		Default setting V _{OUT1/2} = 9V, T _J = 25°C -2			+2		
Accuracy of output voltage		Default setting $V_{OUT1/2} = 9V$, $T_J = -40^{\circ}C$ to $+150^{\circ}C$ -3			+3		
	Vout1/2_acc	$V_{OUT1/2} = 1V$ to 13.6V, $T_J = 25^{\circ}C$	-3		+3	%	
. en age		$V_{OUT1/2} = 1V$ to 13.6V,	-4		+4	/0	
		$T_{J} = -40^{\circ}C \text{ to } +150^{\circ}C$					
Line regulation	dValine	$V_{IN} = 15V$ to 40V, 5mA load current, $V_{OUT} = 9V$,	-10	1	+10	mV	
Load regulation	dV_{ALOAD}	$I_{LOAD} = 5mA$ to 300mA, $V_{OUT} = 9V$, T _J = 25°C		30	50	mV	
Power supply rejection ratio ⁽⁷⁾	PSRR	I _{LOAD} = 100mA at 100Hz, V _{OUT} = 9V		60		dB	
		I_{LOAD} = 100mA, measured between LDO_IN and OUTx, T _J = 25°C		250	400		
Dropout voltage	Vdropout	I_{LOAD} = 100mA, measured between LDO_IN and OUTx, T _J = -40°C to +150°C			700	mV	
		Configurable range	100		500	mA	
Over-current limit	I _{LDO-LIMIT}	Default value		400		mA	
	ILDO-LIMIT_ACC	500mA ≥ I _{LDO-LIMIT} > 200mA, T _J = 25°C	-10		+10	- %	
		500mA ≥ I _{LDO-LIMIT} > 200mA, T _J = -40°C to +150°C	-15		+15		
Accuracy of current limit		$100\text{mA} \le I_{\text{LDO-LIMIT}} \le 200\text{mA}, \text{T}_{\text{J}} = 25^{\circ}\text{C}$	-15		+15		
		$100mA \le I_{LDO-LIMIT} \le 200mA,$ $T_J = -40^{\circ}C$ to +150°C	-20		+20		
Pre-Boost Regulator							
Pre-boost regulator turn-	DOT	Configurable range, falling edge	6.5		15	V	
on threshold	BSTVTH	Default value		11		V	
Pre-boost regulator turn- on threshold hysteresis	BST _{VTH-HYS}			200		mV	
Pre-boost regulator		Configurable range	6.5		15.9	V	
output voltage range	Vout_boost	Default setting		12		V	
		Default setting $V_{OUT_BOOST} = 12V$, T _J = 25°C	-2		+2		
Accuracy of the pre- boost regulator output voltage	Vout_boost_	Default setting $V_{OUT_BOOST} = 12V$, T _J = -40°C to +150°C	-3		+3	%	
	ACC	$V_{OUT_BOOST} = 6.5V$ to 15.9V, T _J = 25°C	-3		+3		
		$V_{OUT_BOOST} = 6.5V \text{ to } 15.9V,$ $T_J = -40^{\circ}\text{C} \text{ to } +150^{\circ}\text{C}$	-4		+4		
Internal N-channel MOSFET current limit	ILS-LIMIT	Peak	3	4		A	
FB input current	I FB	V _{FB} = 0.85V, T _J = 25°C		1	50	nA	

ELECTRICAL CHARACTERISTICS (continued)

Typical values are at $V_{IN} = 13.5V$, $V_{EN} = 3V$, $T_J = 25^{\circ}C$, all voltages with respect to ground, unless otherwise noted. Minimum and maximum values are at $V_{IN} = 13.5V$, $V_{EN} = 3V$, $T_J = -40^{\circ}C$ to $+150^{\circ}C$, all voltages with respect to ground, guaranteed by characterization, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Low-side switch on- resistance (N-channel MOSFET)	Rdson-boost			180		mΩ
Low-side switch leakage		Vsw = 13.5V, Vout = 0V, T _J = 25°C		20	150	
current (N-channel MOSFET)	In-lkg	V _{SW} = 13.5V, V _{OUT} = 0V, T _J = -40°C to +150°C			1500	nA
Switching froquency	faur	Boost switching frequency,	0.3	0.4	0.5	MHz
Switching frequency	fsw	400kHz/2.2MHz configurable	1.8	2.2	2.6	
Minimum on time	ton-min			60		ns
Minimum off time	toff-min			40		ns
Boost soft-start time	tss	$V_{IN} = 5V, V_{OUT_BST} = 12V$		1		ms


Note:

7) Not tested in production and guaranteed by design and characterization.

I²C PORT SIGNAL CHARACTERISTICS

Typical values are at $V_{IN} = 13.5V$, $V_{EN} = 3V$, $T_J = 25^{\circ}C$, all voltages with respect to ground, unless otherwise noted. Minimum and maximum values are at $V_{IN} = 13.5V$, $V_{EN} = 3V$, $T_J = -40^{\circ}C$ to $+150^{\circ}C$, all voltages with respect to ground, guaranteed by characterization, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
I ² C Interface Specifications						
Input logic low	VIL		0		0.4	V
Input logic high	Vін		1.3			V
Output logic low	Vol	$I_{LOAD} = 3mA$			0.4	V
SCL clock frequency	f scl				400	kHz
SCL high time	tніgн		0.6			μs
SCL low time	t∟ow		1.3			μs
Data set-up time	tsu_dat		100			ns
Data hold time	thd_dat		0		0.9	μs
Set-up time for repeated start	tsu_sta		0.6			μs
Hold time for start	thd_sta		0.6			μs
Bus free time between a start and a stop condition	t _{BUF}		1.3			μs
Set-up time for stop condition	tsu_sто		0.6			μs
SCL and SDA rise time	t _R		20 + 0.1 х С _в		120	ns
SCL and SDA fall time	t⊧		20 + 0.1 x Св		120	ns
Pulse-width of suppressed spike	tsp		0		50	ns
Capacitance bus for each bus line	Св				400	pF




S = Start Condition Sr = Repeated Start Condition P = Stop Condition

Figure 1: I²C-Compatible Interface Timing Diagram

TYPICAL CHARACTERISTICS


 V_{IN} = 13.5V, $V_{OUT1/2}$ = 9V, V_{EN} = 3V, T_J = -40°C to +150°C, unless otherwise noted.



MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2022 MPS. All Rights Reserved.


TYPICAL CHARACTERISTICS (continued)

 V_{IN} = 13.5V, $V_{OUT1/2}$ = 9V, V_{EN} = 3V, T_J = -40°C to +150°C, unless otherwise noted.



TYPICAL CHARACTERISTICS (continued)


 V_{IN} = 13.5V, $V_{OUT1/2}$ = 9V, V_{EN} = 3V, T_J = -40°C to +150°C, unless otherwise noted.



MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2022 MPS. All Rights Reserved.


TYPICAL CHARACTERISTICS (continued)


 V_{IN} = 13.5V, $V_{OUT1/2}$ = 9V, V_{EN} = 3V, T_J = -40°C to +150°C, unless otherwise noted.



TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN} = 6V$, $V_{OUT1/2} = 9V$, $V_{OUT_BOOST} = 12V$, $L = 10\mu$ H, $C_{OUT1} = C_{OUT2} = 10\mu$ F, $C_{OUT_BOOST} = 40\mu$ F, $T_A = 25^{\circ}$ C, unless otherwise noted.






LOAD CURRENT (mA)

MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2022 MPS. All Rights Reserved.


 $V_{IN} = 6V$, $V_{OUT1/2} = 9V$, $V_{OUT_BOOST} = 12V$, $L = 10\mu$ H, $C_{OUT1} = C_{OUT2} = 10\mu$ F, $C_{OUT_BOOST} = 40\mu$ F, $T_A = 25^{\circ}$ C, unless otherwise noted.



MPQ2026A Rev. 1.0 9/27/2022 MPS

MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2022 MPS. All Rights Reserved.

 $V_{IN} = 6V$, $V_{OUT1/2} = 9V$, $V_{OUT BOOST} = 12V$, $L = 10\mu$ H, $C_{OUT1} = C_{OUT2} = 10\mu$ F, $C_{OUT BOOST} = 40\mu$ F, $T_A = 25^{\circ}$ C, unless otherwise noted.



MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2022 MPS. All Rights Reserved.


0.3

0.3


250

300

 $V_{IN} = 6V$, $V_{OUT1/2} = 9V$, $V_{OUT_BOOST} = 12V$, $L = 10\mu$ H, $C_{OUT1} = C_{OUT2} = 10\mu$ F, $C_{OUT_BOOST} = 40\mu$ F, $T_A = 25^{\circ}$ C, unless otherwise noted.





 $V_{IN} = 6V$, $V_{OUT1/2} = 9V$, $V_{OUT_BOOST} = 12V$, $L = 10\mu$ H, $C_{OUT1} = C_{OUT2} = 10\mu$ F, $C_{OUT_BOOST} = 40\mu$ F, $T_A = 25^{\circ}$ C, rectifier diode: B350A-13-F, unless otherwise noted.






$$\label{eq:VIN} \begin{split} V_{IN} &= 6V, \ V_{OUT1} = V_{OUT2} = 9V, \\ V_{OUT_BOOST} &= 12V, \ I_{OUT1} = I_{OUT2} = 0A \end{split}$$










Start-Up through VIN

 $V_{IN} = 6V$, $V_{OUT1} = V_{OUT2} = 9V$, $V_{OUT_BOOST} = 12V$, $I_{OUT1} = I_{OUT2} = 0.3A$






 $V_{IN} = 6V$, $V_{OUT1/2} = 9V$, $V_{OUT BOOST} = 12V$, $L = 10\mu$ H, $C_{OUT1} = C_{OUT2} = 10\mu$ F, $C_{OUT BOOST} = 40\mu$ F, $T_A = 25^{\circ}$ C, rectifier diode: B350A-13-F, unless otherwise noted.



Shutdown through EN


 $V_{IN} = 6V$, $V_{OUT1} = V_{OUT2} = 9V$,



Start-Up through EN $V_{IN} = 6V$, $V_{OUT1} = V_{OUT2} = 9V$, $V_{OUT_BOOST} = 12V$, $I_{OUT1} = I_{OUT2} = 0.3A$ R3:VEN 5V/div. R2: VOUT_BOOST 5V/div. R4: I∟ 2A/div. R1: Vsw 10V/div. CH2: VOUT1 CH1: VOUT2 CH3: IOUT1 5.00 V Ch2 5.00 V S 500mA Ω Ch4 500mA Ω S Ch1 M20.0ms A Ch2 J 4.40 CH4: IOUT2 44.20 %


Shutdown through EN


 $V_{IN} = 6V$, $V_{OUT1} = V_{OUT2} = 9V$, $V_{OUT_BOOST} = 12V$, $I_{OUT1} = I_{OUT2} = 0.3A$



SCP Steady State

 $V_{IN} = 6V, V_{OUT1} = V_{OUT2} = 9V,$ $V_{OUT_BOOST} = 12V$, $I_{OUT1} = I_{OUT2} = 0A$, V_{OUT1} and VOUT2 short to circuit






10000ms


R4: I∟ 1A/div. R1: Vsw 10V/div. CH1: VOUT2 CH4: IOUT1 CH2: VOUT1 CH3: IOUT2

9/27/2022




MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2022 MPS. All Rights Reserved.

 $V_{IN} = 6V$, $V_{OUT1/2} = 9V$, $V_{OUT_BOOST} = 12V$, $L = 10\mu$ H, $C_{OUT1} = C_{OUT2} = 10\mu$ F, $C_{OUT_BOOST} = 40\mu$ F, $T_A = 25^{\circ}$ C, rectifier diode: B350A-13-F, unless otherwise noted.




SCP Recovery

 $\begin{array}{l} V_{IN}=6V, \ V_{OUT1}=V_{OUT2}=9V, \\ V_{OUT_BOOST}=12V, \ V_{OUT1} \ and \ V_{OUT2} \ short \ circuit \\ to \ I_{OUT1}=I_{OUT2}=0A \end{array}$




SCP Entry

 $\begin{array}{l} V_{IN}=6V, \ V_{OUT1}=V_{OUT2}=9V, \\ V_{OUT_BOOST}=12V, \ I_{OUT2}=0A, \ I_{OUT1}=0A \ to \\ short \ circuit \end{array}$




SCP Recovery

 $V_{IN} = 6V$, $V_{OUT1} = V_{OUT2} = 9V$, $V_{OUT_BOOST} = 12V$, $I_{OUT2} = 0.3A$, V_{OUT1} short circuit to $I_{OUT1} = 0.3A$




SCP Recovery

 $\begin{array}{l} V_{IN}=6V, \ V_{OUT1}=V_{OUT2}=9V, \\ V_{OUT_BOOST}=12V, \ V_{OUT1} \ and \ V_{OUT2} \ short \ circuit \\ to \ I_{OUT1}=I_{OUT2}=0.3A \end{array}$




SCP Entry

 $V_{\text{IN}}=6V,\,V_{\text{OUT1}}=V_{\text{OUT2}}=9V,$ $V_{\text{OUT}_\text{BOOST}}=12V,\,I_{\text{OUT2}}=0.3A,\,I_{\text{OUT1}}=0.3A$ to short circuit




 $V_{IN} = 6V$, $V_{OUT1/2} = 9V$, $V_{OUT_BOOST} = 12V$, $L = 10\mu$ H, $C_{OUT1} = C_{OUT2} = 10\mu$ F, $C_{OUT_BOOST} = 40\mu$ F, $T_A = 25^{\circ}$ C, rectifier diode: B350A-13-F, unless otherwise noted.




Load Dump

 $V_{OUT1} = V_{OUT2} = 9V$, $V_{OUT_BOOST} = 12V$, $I_{OUT1} = I_{OUT2} = 0A$




VIN Ramp Down and Up

 $V_{OUT1} = V_{OUT2} = 9V$, $V_{OUT_BOOST} = 12V$, $I_{OUT1} = I_{OUT2} = 0A$




SCP Entry

 $V_{IN} = 6V$, $V_{OUT1} = V_{OUT2} = 9V$, $V_{OUT_BOOST} = 12V$, $I_{OUT1} = I_{OUT2} = 0.3A$ to short circuit




Load Dump


$$\label{eq:Vout1} \begin{split} V_{OUT1} &= V_{OUT2} = 9V, \ V_{OUT_BOOST} = 12V, \\ I_{OUT1} &= I_{OUT2} = 0.3A \end{split}$$



VIN Ramp Down and Up


Vout1 = Vout2 = 9V, Vout_BOOST = 12V,






MPQ2026A Rev. 1.0 9/27/2022 MPS

 $V_{IN} = 6V$, $V_{OUT1/2} = 9V$, $V_{OUT_BOOST} = 12V$, $L = 10\mu$ H, $C_{OUT1} = C_{OUT2} = 10\mu$ F, $C_{OUT_BOOST} = 40\mu$ F, $T_A = 25^{\circ}$ C, rectifier diode: B350A-13-F, unless otherwise noted.



Reset Behavior

 $\label{eq:Vout1} \begin{array}{l} V_{\text{OUT1}} = V_{\text{OUT2}} = 9V, \ V_{\text{OUT_BOOST}} = 12V, \\ I_{\text{OUT1}} = I_{\text{OUT2}} = 0.3A \end{array}$




Cold Crank

 $V_{OUT1} = V_{OUT2} = 9V$, $V_{OUT_BOOST} = 12V$, $I_{OUT1} = I_{OUT2} = 0A$


R3:V _{IN} 10V/div. R1: V _{SW} 10V/div.	R3							
R2: Vout_boost	 R4 Empropria	 hurad hailig	Aldwelpha	lalilitional	hilly and shale he	Aydydyddially		Juli
10V/div.				+				
R4: I∟				+				• • • •
200mA/div.								
CH1: VOUT2	2			ŧ			-	•
CH2: VOUT1			:		1			
CH3: IOUT1 CH4: IOUT2	Ch1 Ch3 Ref4	N <mark>Ch2</mark> ΩNCh4	5.00 V 200mA 40.0r	Ωħ	0.0ms A	Ch2	L 2.1	0 V

Cold Crank


$$\label{eq:Vout1} \begin{split} V_{OUT1} &= V_{OUT2} = 9V, \ V_{OUT_BOOST} = 12V, \\ I_{OUT1} &= I_{OUT2} = 0.3A \end{split}$$




 $V_{IN} = 6V$, $V_{OUT1/2} = 9V$, $V_{OUT_BOOST} = 12V$, $L = 10\mu$ H, $C_{OUT1} = C_{OUT2} = 10\mu$ F, $C_{OUT_BOOST} = 40\mu$ F, $T_A = 25$ °C, rectifier diode: DFLS240-7, unless otherwise noted. ⁽⁸⁾




CISPR25 Class 5 Peak Radiated Emissions 150kHz to 30MHz



CISPR25 Class 5 Peak Radiated Emissions Horizontal, 30MHz to 200MHz




CISPR25 Class 5 Average Radiated Emissions



CISPR25 Class 5 Average Radiated Emissions

Horizontal, 30MHz to 200MHz



 $V_{IN} = 6V$, $V_{OUT1/2} = 9V$, $V_{OUT BOOST} = 12V$, $L = 10\mu$ H, $C_{OUT1} = C_{OUT2} = 10\mu$ F, $C_{OUT BOOST} = 40\mu$ F, $T_A = 25^{\circ}$ C, rectifier diode: DFLS240-7, unless otherwise noted. (8)

(**u/vrfgp**)

WE 30 E 25

VID 20

AVERAGE F

Emissions

VERTICAL POLARIZATION


Vertical, 30MHz to 200MHz

CISPR25 CLASS 5 LIMIT

CISPR25 Class 5 Peak Radiated Emissions Vertical, 30MHz to 200MHz VERTICAL POLARIZATION (W/V/180) IV(30) 3 25 20 15 PEAK 110 FREQUENCY (MHz)


CISPR25 Class 5 Peak Radiated Emissions

Horizontal, 200MHz to 1GHz




CISPR25 Class 5 Peak Radiated Emissions

Vertical, 200MHz to 1GHz



Emissions Horizontal, 200MHz to 1GHz




110 EREQUENCY (MHz)

CISPR25 Class 5 Average Radiated

CISPR25 Class 5 Average Radiated

CISPR25 Class 5 Average Radiated Emissions

Vertical, 200MHz to 1GHz




Note:


8) All EMC test results are based on the application circuit with EMI filters (see Figure 18 on page 51).


MPQ2026A Rev. 1.0 MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. 9/27/2022

© 2022 MPS. All Rights Reserved.

FUNCTIONAL BLOCK DIAGRAM







TIMING SEQUENCES (continued)




Figure 4: STB Occurs within STB Detection Window and out of STB Detection Window

TIMING SEQUENCES (continued)




Figure 5: STB Occurs with Retry Protection

TIMING SEQUENCES (continued)




Figure 6: STB Occurs with Latch-Off Protection

OPERATION

The MPQ2026A is a dual phantom antenna linear regulator with a pre-boost regulator and I^2C interface. It supplies power to systems with high-voltage batteries. The device features a wide 3V to 40V input voltage (V_{IN}) range, low dropout voltage, and a low quiescent supply current.

The power stage in the MPQ2026A is implemented as a cascade, starting with a stepup pre-boost regulator, and then followed by dual LDOs. The step-up regulator (a DC/DC boost converter) provides the LDO input voltage level, which enables the LDOs to regulate the outputs during cold-crank conditions.

The two adjustable-output LDOs are supplied from LDO_IN. The LDOs have outputs that can be adjusted via the I²C interface, from 1V to 13.6V with 200mV/step, or from 1V to 7.3V with 100mV/step.

The linear regulator output current is limited internally, and the LDO output is protected against short-circuit, overload, short-to-battery, and over-temperature conditions.

The dual LDO peak output current limitation range can be configured to be between 100mA and 500mA via the l²C interface.

If the junction temperature is too high, the thermal sensor sends a signal to the control logic that shuts down the device. The IC restarts when the temperature has sufficiently cooled.

The maximum power output current is a function of the package's maximum power dissipation for a given temperature. The maximum power dissipation is dependent on the thermal resistance of the case and the circuit board, the temperature difference between the die junction and the ambient air, and the rate of airflow. GND and the exposed pad must be connected to the ground plane for proper dissipation.

Pre-Boost Regulator

The boost converter is intended to function as a pre-boost regulator, and it provides a step-up converter function. After the reverse protection circuit, the converter transfers energy from the battery to a higher output voltage (LDO_IN) with high efficiency. The regulator integrates the

power switching and the sense resistor for overcurrent detection.

The pre-boost regulator parameters can be set via the l^2C interface. The threshold at which it activates can be selected via the dedicated register. The corresponding pre-boost regulator output voltage (V_{OUT_BOOST}) is also set via a register. If the pre-boost regulator is enabled, its switches automatically start to switch when V_{IN} falls below the selected threshold voltage. Then the switches stop switching when they cross this threshold (including a hysteresis) again. A bit in the l^2C register indicates whether the pre-boost regulator has been activated. The boost over-current (OC), under-voltage (UV), and over-voltage (OV) detection stop working when VIN exceeds its boost active threshold.

Note that the normal run time power for the LDOs is provided directly from the battery input connected to VIN, and not from the pre-boost regulator. The regulator is only activated in case of cranking, or other scenarios in which the battery input dips to a voltage below the boost active voltage threshold.

The boost regulator works in pulse-width modulation (PWM) mode and peak current control mode, with a fixed frequency of 400kHz or 2.2MHz. This frequency can be selected via the I²C interface.

The pre-boost regulator's power switching has a minimum turn on time of 60ns, which means that the power switching remains in the on state for at least 60ns once it turns on. To prevent V_{OUT_BOOST} from overshooting at the 2.2MHz frequency, a frequency fold back block is activated to reduce the frequency when V_{IN} is close to V_{OUT_BOOST}. The frequency folds back to 1MHz when 5/6 < V_{IN} / V_{OUT_BOOST} < 10/11, and to 500kHz when V_{IN} / V_{OUT_BOOST} > 10/11.

Fault Indicator and Diagnostics

The device provides full diagnostics for different fault conditions. The MPQ2026A monitors the LDO's load current through an internal sense resistor to protect against over-current and shortcircuit conditions. In addition, the device also detects output over-voltage (OV) and undervoltage (UV) conditions, and it features LDO output pin short-to-battery protection and thermal shutdown.

The /FT pin pulls high during normal operation. Any fault or warning pulls this pin down to indicate a fault status (see Table 1). The /FT pin is an open drain of a MOSFET. It should be connected to a $\leq 5V$ voltage source through a resistor (e.g. 100k Ω).

The MPQ2026A has dedicated register bits that serve as fault flags and indicate the device's status for system diagnostics. See the Register Map on page 37 for more details.

Fault	Registers Fault Flag	/FT Indication	Fault Actions
Thermal	Yes	Yes	If register 0x04, bit[0] = 0b: latch-off mode If register 0x04, bit[0] = 1b: hiccup mode
Short to battery	Yes	Yes	If register 0x04, bit[0] = 0b: latch-off mode If register 0x04, bit[0] = 1b: hiccup mode
LDO over-current (OC)	Yes	Yes	No action. The chip continues operating until thermal shutdown occurs
LDO over-voltage (OV)	Yes	Yes	No action. The chip continues operating with the OV status
LDO under- voltage (UV)	Yes	Yes	No action. The chip continues operating with the UV status until thermal shutdown occurs
LDO open load (OL)	Yes	Yes	No action. The chip continues operating with the OL status until thermal shutdown occurs
Boost OC	Yes	Yes	No action. The chip continues operating with the OC status
Boost OV	Yes	Yes	No action. The chip continues operating in OV status
Boost UV	Yes	Yes	No action. The chip continues operating in the UV status

Table 1: Fault Indicator

Fault Handling

After a short-to-battery or thermal shutdown fault occurs, the device operates based on the corresponding fault mode set via register 0x04, bit[0]. There are two operating schemes: hiccup mode and latch-off mode.

In hiccup mode, the chip attempts to restart the converter. After the converter completely shuts down, a fault recovery timer starts. After a 100ms delay time, the converter attempts to soft start automatically. If the fault condition is not removed, the converter reinitiates the fault protection and repeats the auto-recovery process in hiccup mode. If the fault condition is removed once soft start ends, and the converter operates normally for a consecutive 80µs, then the fault status resets.

Latch-off mode stops the converter until the power is cycled on the input supply or EN. The part restarts in normal mode after the blank time set via register 0x0F, bits D[7:6].

Short-Circuit (SC) and Over-Current (OC) Conditions

The current limit of each LDO channel is configured via I²C interface to protect the device during short-circuit to GND or OC conditions.

When the output current of either LDO reaches its internal threshold, the output current of the LDO is limited, and a dedicated bit in the register is set to indicate the fault. The /FT pin also asserts low, but the output is not disabled.

The /FT pin and the status of the internal register diagnostic bits should be monitored by the external microcontroller (MCU), and the channel experiencing the SC or OC condition should be disabled by the MCU by setting the dedicated register bits via the I²C interface. If a severe condition occurs, the MCU can shut down the MPQ2026A by pulling the EN pin low.

If this condition persists, thermal shutdown can occur, and then both outputs are disabled.

Short-to-Battery (STB) Detection

It is possible to short the LDO output pins to the battery due to a system fault. Each LDO channel can detect this failure by comparing the corresponding voltage at the OUT1/2 and VIN pins before the device's internal switches turn on.

An adjustable blank time is asserted each time the device is enabled when both VIN and EN exceed their rising thresholds, or when they recover from thermal shutdown or hiccup mode.

MPQ2026A – 40V, DUAL-CHANNEL LDO W/ PRE-BOOST AND PROTECTION, AEC-Q100

Short-to-battery detection occurs during this adjustable blank time. If the device detects the short-to-battery fault, all the boost regulator's and dual LDO's switches latch off or initiate hiccup mode (based on register 0x04, bit D[0]), the /FT pin asserts low, and the dedicated bits in the register are set to indicate the fault channel. After the short-to-battery fault is removed, the device can recover to normal operation automatically if hiccup mode selected. If latch-off mode is selected, the device can recover to normal operation by cycling the power on VIN or EN to reset VCC. If the short-to-battery condition occurs outside of the blank time, the short-to-battery function does not work.

Note that the blank time can be set between 1ms and 15ms via register 0x0F, bits D[7:6]. The default value is 15ms.

Thermal Shutdown

Thermal shutdown circuitry protects the device from overheating. Typically, the switch turns off immediately when the junction temperature exceeds 170°C. The switch turns on again after the device temperature drops by about 20°C.

Integrated Inductive Clamp

During output shutdown, the cable inductance continues to source the current from the output of the device. The device integrates an inductive clamp to help dissipate the inductive energy stored in the cable. An internal diode is connected between the OUT1/2 and GND pins, with a DC current capability of 300mA for inductive clamp protection. Add an additional diode for higher currents.

VCC Regulator

During normal operation, an internal low-dropout (LDO) regulator outputs a nominal 5V V_{CC} supply from VIN. This supplies power to all control blocks and the I²C block. Add a 1 μ F to 10 μ F, low-ESR ceramic capacitor from VCC to GND to act as the bypass capacitor.

The VCC supply cannot maintain a 5V output once V_{IN} drops below 5V. If the boost regulator is enabled, the boost output takes over the VCC supply from FB. VCC has an internal undervoltage lockout (UVLO) block. The chip shuts down when V_{CC} drops below its falling threshold (2.4V), and starts up again when V_{CC} exceeds its rising threshold (2.6V). The part resets to the

one-time programmable (OTP) memory value when V_{CC} falls to 2.4V.

Input Under-Voltage Lockout (UVLO)

 V_{IN} has a UVLO threshold that is internally fixed. UVLO activates when the voltage on the VIN pin drops below its falling threshold. This threshold is 2V when the pre-boost regulator is enabled, or 3.8V when the boost regulator is disabled. UVLO ensures that the regulator is not latched to an unknown state when the input supply voltage is low. If V_{IN} has a negative transient that drops below the UVLO threshold and then recovers, the regulator shuts down then starts up with a normal start-up sequence when the input voltage exceeds the UVLO rising threshold. This threshold is 2.8V when the boost regulator is enabled, or 4.2V when the boost regulator is disabled.

Enable (EN)

The EN pin can be used to enable and disable the entire device. Pull EN below the falling threshold (2.2V) to shut down the chip. Drive EN above its rising threshold (2.4V) to enable the chip.

There are separate, dedicated register bits to enable the software for the pre-boost regulator, LDO1, and LDO2.

The physical EN pin has a higher priority than the software enable function. This means that pulling EN low turns off the part, regardless of the values set via register 0x04, bit D[4].

Frequency Dithering for Low EMI

The frequency dithering technique reduces EMI, which is especially critical for EMI-sensitive applications. The frequency spread spectrum (FSS) modulation technique spreads the frequency spectrum of the boost converter, which then spreads the energy of the switching harmonics across a wider band while reducing their amplitudes. This enables the device to meet stringent EMI goals.

The MPQ2026A's FSS function provides a $\pm 10\%$ variation range for the selected switching frequency, with a 9kHz dithering cycle.

FSS modulation is enabled by default, though it can be disabled via the I²C interface.

MPQ2026A – 40V, DUAL-CHANNEL LDO W/ PRE-BOOST AND PROTECTION, AEC-Q100

Soft Start

To prevent overshooting during start-up, the MPQ2026A has a built-in, 1ms soft-start (SS) time for the boost regulator's output. When the chip starts, the internal circuitry generates a soft-start voltage (V_{SS}) that ramps up slowly. When V_{SS} is below the internal reference voltage (V_{REF}), V_{SS} overrides V_{REF} as the error amplifier reference. When V_{SS} exceeds V_{REF} , V_{REF} acts as the reference. At this point, soft start finishes, and the MPQ2026A's boost output enters steady state.

Adjustable LDO Output Voltage

The dual LDOs' output voltages can be configured to be between 1V and 13.6V via the I²C interface. In addition, the dual LDO output voltages can be adjusted by tracking the external voltage on the ADJ1 and ADJ2 pins.

This external voltage tracking mode can be enabled via the l^2C interface. If this function is enabled, the dual LDO output voltages (V_{OUT1}, V_{OUT2}) are equal to the voltages at the separate ADJ1 and ADJ2 pins, respectively. The applied voltage ranges on ADJ1 and ADJ2 are between 3V and 13V. To track higher voltages, a resistor divider can be used to scale down the voltage level.

Note that if external voltage tracking mode enabled, /FT pin indication and LDO output OV, UV, and power good (PG) indication in the I²C registers are invalid, and the /FT pin stays high. The dual LDOs cannot be used in parallel.

LDO Output Voltage and Current Monitor

The dedicated analog-to-digital converter (ADC) block monitors the dual LDOs' output voltages and load currents The ADC can be enabled via the I²C. Read registers 05 through 08 to monitor the LDO 1/2 output voltage and load current. The MPQ2026A provides an open load function. If this function is enabled and the load falls below the open load falling threshold, the MPQ2026A considers the load system to be in an open load state, and then the /FT pin pulls down. The open load function does not work when it is disabled. By default, the open load function is disabled. Contact an MPS FAE for more details.

Multi-Page One-Time Programmable (OTP) Memory

The MPQ2026A features 2 pages of one-time programmable memory to permanently store the desired settings.

For long-term reliability, a differential one-time programmable cell is used instead of a singleended cell. Data is stored on two floating gate avalanche injection metal oxide semiconductors (FAMOS), and output comparators are used for differential reading.

The first page of the multi-page one-time programmable memory has been configured following custom codes.

Once the device is enabled, the default values on the first page set the control parameters in the registers. If there is data on other pages of the one-time programmable memory, the newest setting is identified by an internal indicator to the write registers. See the Register Map on page 37 for more details.

I²C INTERFACE

I²C Serial Interface Description

The I²C is a two-wire, bidirectional serial interface, consisting of a data line (SDA) and a clock line (SCL). The lines are externally pulled to a bus voltage when they are idle. Connecting to the line, a master device generates the SCL signal and device address, and arranges the communication sequence. The MPQ2026A interface is an I²C slave that supports fast mode (400kHz), adding flexibility to the power supply solution. The output voltages, transition slew rate, and additional parameters can be instantaneously controlled via the I²C interface.

Data Validity

One clock pulse is generated for each data bit transferred. The data on the SDA line must be stable during the high period of the clock. The high or low state of the data line can only change when the clock signal on the SCL line is low (see Figure 7).




Figure 7: Bit Transfer on the I²C Bus

Start and Stop Commands

The start and stop commands are signaled by the master device, which signifies the beginning and the end of the I²C transfer. The start (S) command is defined as the SDA signal transitioning from high to low while the SCL is high. The stop (P) command is defined as the SDA signal transitioning from low to high while the SCL is high (see Figure 8).



Figure 8: Start and Stop Commands

Start and stop commands are always generated by the master. The bus is considered busy after the start command. The bus is considered free again after a minimum of 4.7µs after the stop command. The bus stays busy if a repeated start (Sr) command is generated instead of a stop command. The start and repeated start commands are functionally identical.

Transfer Data

Every byte put on the SDA line must be 8 bits long. Each byte must be followed by an acknowledge bit. The acknowledge-related clock pulse is generated by the master. The transmitter releases the SDA line (high) during the acknowledge clock pulse. The receiver must pull down the SDA line during the acknowledge clock pulse, so that it remains stable and low during the high period of the clock pulse.

Figure 9 shows the format for data transfers. After the start command, a slave address is sent. This address is 7-bits long, followed by an eighth data direction bit (R/W). A 0 indicates a transmission (write), and a 1 indicates a request for data (read). A data transfer is terminated by the stop command, which is generated by the master. If the master still wishes to communicate on the bus, it can generate a repeated start command and address another slave without first generating a stop command.




Figure 9: A Complete Data Transfer

Packet Error Checking (PEC)

The packet error checking (PEC) mechanism is employed to improve communication reliability and robustness. When applicable, PEC is implemented by appending a packet error code at the end of each message transfer.

The PEC is a CRC-8 error-checking byte, calculated on all the message bytes (including addresses and read/write bits). The PEC is appended to the message by the device that supplied the last data byte.

Write Sequence

A typical write sequence requires a master's start command, a valid slave address, a register index byte, a corresponding data byte, and ends with a PEC for a single data update.


After receiving each byte, the MPQ2026A acknowledges by pulling the SDA line low during the high period of a single clock pulse. A valid I²C address selects the MPQ2026A. The

MPQ2026A performs an update on the falling edge of the LSB byte.

The PEC byte in a write sequence can be calculated with CRC-8. It requires the slave address, register index, and data to make the calculation. CRC-8 can be estimated with Equation (1):

$$CRC-8 = X^8 + X^2 + X + 1$$
(1)

Figure 10 shows a write sequence.






Read Sequence

A typical read sequence is five bytes long. It starts with the master's start condition, then a write valid slave address, followed by a register index byte. Unlike a write sequence, the master sends a start command again. The bus direction then turns around with the re-broadcast of the slave address, with bit[0] indicating a read cycle. The following fourth byte contains the data being returned by the MPQ2026A. That byte value in the data byte reflects the value of the register index being queried before. Finally, the MPQ2026A sends a PEC byte to end the read sequence. This means that only one register can be read at a time.

The PEC byte in the read sequence can be calculated with CRC-8. It requires the slave address, register index, slave address and data to make the calculation (see Equation (1) for more details).

Figure 11 shows a read sequence.





I²C Update Sequence

The MPQ2026A requires a start condition, a valid I²C address, a register address byte, and a data byte for a single data update. After receiving each byte, the MPQ2026A acknowledges by pulling the SDA line low during the high period of a single clock pulse. A valid I²C address selects the MPQ2026A. The MPQ2026A performs an update on the falling edge of the LSB byte.

I²C Chip Address

The ADD pin can be used to configure the I^2C address by adjusting the resistor value that is

connected between the ADD pin and ground. A 10μ A current flows from the ADD pin and generates a voltage on the ADD resistor at startup. The MPQ2026A supports 7 addresses, for up to 7 voltage rails, by detecting the different voltages on the ADD pin. Table 2 on page 36 shows the resistor values for different I²C addresses. The resistor's tolerance should not exceed 1% of the recommended resistor value.

When the master sends the address as an 8-bit value, the 7-bit address should be followed by 0 or 1 to indicate a write or read operation, respectively.

Address	Resistor (kΩ)	Window Low (mV)	Typical ADDR Voltage (mV)	Window high (mV)	Min (µA)	Typical ADDR Current (µA)	Max (µA)
21h	0 (1%)	0	0	40	9.5	10	10.5
22h	6.98 (1%)	40	70	100			
23h	15 (1%)	100	150	200			
24h	30 (1%)	200	300	400			
25h	54.9 (1%)	400	550	700			
26h	95.3 (1%)	700	950	1200			
27h	>130 (1%) or floating	1200	-	-			

Table 2: I²C Address

REGISTER MAP

Register Short Name	R/W	Add.	Default	D7	D6	D5	D4	D3	D2	D1	D0
Device Status	and Di	agnostic	s								
DEV							<u></u>	11/50			
REV	R	0x00	00h				SILLICON	_INFO			
DEV_ STAT	R	0x01	00h	PREBOOST _ACTIVE	LDO_1_ ACTIVE	LDO_2_ ACTIVE	VOUT1 _PG	VOUT2 _PG	FT _ASSERT	I ² C_ERR	POR
ERR_ FLAG_1	R	0x02	00h	VOUT _1_OV	VOUT _1_UV	VOUT _2_OV	VOUT _2_UV	VOUT_ BST_OV	VOUT_ BST_UV	LDO_ 1_STB	LDO_ 2_STB
ERR_ FLAG_2	R	0x03	00h	LDO _1_OC	LDO_2_ OC	PREBOOST _OC	ОТ	LDO_ 1_OL	LDO_ 2_OL	RSV	RSV
DEV_ CTRL	W/R	0x04	E1h	PREBOOST _EN	LDO_ 1_EN	LDO_ 2_EN	SHUTDO WN	ADC-EN	SOFT_RS T	BOOST _FREQ _SEL	FAULT _HANDL E
Monitoring											
MON_ VOUT_1	R	0x05	00h				VOUT1_	MON			
MON_ VOUT_2	R	0x06	00h				VOUT2_	MON			
MON_ IOUT_1	R	0x07	00h				IOUT1_	MON			
MON_ IOUT 2	R	0x08	00h				IOUT2_	MON			
Power Manag	ement										
SET_ VOUT_1	W/R	0x09	68h	FAULT_ CLEAR	VOUT1_ STEP			VOUT1	L_SET		
SET_ VOUT_2	W/R	0x0A	68h	POWER _SEQ	VOUT2 _STEP			VOUT2	2_SET		
SET_VPREB OOST_1	W/R	0x0B	78h				VPREBOO	ST_SET			
SET_VPREB OOST 2	W/R	0x0C	9Ch	١	/PREBOOS	T_ON_THR		PREBOO	ST_OV_R	PREBOOS	ST_UV_F
SET_PG_ UVOV	W/R	0x0D	00h	VOUT1_ OV_THR	VOUT1_ UV_THR	VOUT2 _OV_THR	VOUT2 _UV _THR	VOUT1 _PG _H_THR	VOUT1 _PG _L_THR	VOUT2 _PG _H_THR	VOUT2 _PG_ _L_THR
SET_IOUT_L IM_1	W/R	0x0E	10h	LDO1_ LDO2_ FSS_DIS IOUT_1_OC_THR							
SET_IOUT_L IM_2	W/R	0x0F	10h	STB detectio	n window	OC_MIN		IO	UT_2_OC_T	HR	

Note:

9) The default values are for the MPQ2026A-0000 registers. The default value can be redefined if the one-time programmable function is available.

REGISTER DESCRIPTION

DEV_REV (0x00)

Access: Read-only

POR/Soft Reset Value: 00000000

The DEV_REV command returns the device revision and information.

Bits	Name	Description
D[7:0]	SILICON_ INFORMATION	Returns the silicon information.

DEV_STAT (0x01)

Access: Read-only

POR/Soft Reset Value: 00000000

The DEV_STAT command returns the device status.

Bits	Name	Description
D[7]	PREBOOST_ ACTIVE	0: The pre-boost converter is not active 1: The pre-boost converter is active
D[6]	LDO_1_ACTIVE	0: LDO 1 is not active 1: LDO 1 is active
D[5]	LDO_2_ACTIVE	0: LDO 2 is not active 1: LDO 2 is active
D[4]	VOUT1_PG	0: The LDO 1 output voltage is not within its power good range 1: The LDO 1 output voltage is within its power good range
D[3]	VOUT2_PG	0: The LDO 2 output voltage is not within its power good range 1: The LDO 2 output voltage is within its power good range
D[2]	FT_ASSERT	0: /FT pin is not asserting 1: /FT pin is asserting (active low)
D[1]	I ² C_ERR	0: No I ² C communication error has occurred 1: An I ² C communication error has occurred
D[0]	POR	0: No power-on reset (POR) event has occurred 1: A POR event has occurred and finished

ERR_FLAG_1 (0x02)

Access: Read-only

POR/Soft Reset Value: 00000000

The ERR_FLAG_1 command returns device error flags for over-voltage (OV) and under-voltage (UV) conditions.

Bits	Name	Description
D[7]	VOUT_1_OV	0: Clears to 0 when there is no over-voltage (OV) condition on OUT1 1: An OV condition has been detected on OUT1
D[6]	VOUT_1_UV	0: Clears to 0 when there is no under-voltage (UV) condition on OUT1 1: A UV condition has been detected on OUT1
D[5]	VOUT_2_OV	0: Clears to 0 when there is no OV condition on OUT2 1: An OV condition has been detected on OUT2
D[4]	VOUT_2_UV	0: Clears to 0 when there is no UV condition on OUT2 1: A UV condition has been detected on OUT2

D[3]	VOUT_BST_OV	0: Clears to 0 when no OV condition has been detected on FB 1: An OV condition has been detected on FB
D[2]	VOUT_BST_UV	0: Clears to 0 when no UV condition has been detected on FB 1: A UV condition has been detected on FB
D[1]	LDO_1_STB	0: Clears to 0 when no short-to-battery condition has been detected on LDO 1 1: A short-to-battery condition has been detected on LDO 1
D[0]	LDO_2_STB	0: Clears to 0 when no short-to-battery condition has been detected on LDO 2 1: A short-to-battery condition has been detected on LDO 2

ERR_FLAG_2 (0x03)

Access: Read-only

POR/Soft Reset Value: 00000000

The ERR_FLAG_2 command returns device error flags for over-current (OC) and over-temperature (OT) conditions.

Bits	Name	Description
D[7]	LDO_1_OC	0: Clears to 0 when no over-current (OC) condition has been detected on OUT1 1: An OC condition has been detected on OUT1
D[6]	LDO_2_OC	0: Clears to 0 when no OC condition has been detected on OUT2 1: An OC condition has been detected on OUT2
D[5]	PREBOOST_OC	0: Clear to 0 when no OC condition has been detected in the pre-boost regulator 1: An OC condition has been detected in the pre-boost regulator
D[4]	от	0: Clears to 0 when no over-temperature (OT) condition has been detected 1: An OT condition has been detected
D[3]	LDO_1_OL	0: Clears to 0 when no open load (OL) condition has been detected on OUT1 1: An OL condition has been detected on OUT1.
		Note that this bit is only valid when the open load function is enabled
D[2]	LDO_2_OL	0: Clears to 0 when no OL condition has been detected on OUT2 1: An OL condition has been detected on OUT2.
		Note that this bit is only valid when the open load function is enabled
D[1:0]	RESERVED	Reserved. Always reads as 0.

DEV_CTRL (0x04)

Access: R/W

POR/Soft Reset Value: 11100001

The DEV_CTRL command controls the device.

Bits	Name	Description
D[7]	PREBOOST_EN	0: The pre-boost converter is disabled 1: The pre-boost converter is enabled
D[6]	LDO_1_EN	0: LDO 1 is disabled 1: LDO 1 is enabled
D[5]	LDO_2_EN	0: LDO 2 is disabled 1: LDO 2 is enabled
D[4]	SHUTDOWN	0: Turn on the device if the EN pin voltage exceeds EN _{VTH_R} 1: The device is forced to shut down
D[3]	ADC-EN	0: The analog-to-digital converter (ADC) is disabled 1: ADC is enabled

D[2]	SOFT_RST	0: No soft reset has been required 1: A soft reset has been requested. The device returns to the state of the OTP code
D[1]	BOOST_FREQ_ SEL	0: 400kHz switching frequency 1: 2.2MHz switching frequency
D[0]	FAULT_HANDLE	0: Latch-off mode 1: Hiccup mode with a 100ms blank time

MON_VOUT_1 (0x05)

Access: Read-only

POR/Soft Reset Value: 00000000

The MON_VOUT_1 command returns the monitored LDO 1 output voltage (V_{OUT1}).

Bits	Name	Description
		Records the monitored OUT1 voltage by the ADC. This value refreshes each time it is read. 1 LSB = 55 mV. The value can be calculated with the following equation:
D[7:0]	VOUT1_MON	VOUT1_MON = D[7:0] x 55mV.
		For example, if bits $D[7:0] = (10100100)_2$, this is $(164)_{10}$, and $V_{OUT1} = 164 \times 55 \text{mV} = 9.02 \text{V}$.

MON_VOUT_2 (0x06)

Access: Read-only

POR/Soft Reset Value: 0000000

The MON_VOUT_2 command returns the monitored LDO 2 output voltage (V_{OUT2}).

Bits	Name	Description
D[7:0]	VOUT2_MON	Records the monitored OUT2 voltage by the ADC. This value refreshes each time it is read. 1 LSB = 55mV. The value can be calculated with the following equation:
D[1.0]		$VOUT2_MON = D[7:0] \times 55mV.$
		For example, if bits $D[7:0] = (10100100)_2$, this is $(164)_{10}$, and $V_{OUT2} = 164 \times 55 \text{mV} = 9.02 \text{V}$.

MON_IOUT_1 (0x07)

Access: Read-only POR/Soft Reset Value: 00000000

The MON_IOUT_1 command returns the monitored LDO 1 output current (I_{OUT1}).

Bits	Name	Description
		Records the monitored OUT1 current by the ADC. This value refreshes each time it is read. 1 $LSB = 1.2mA$. The value can be calculated with the following equation:
D[7:0]	IOUT1_MON	IOUT1_MON = D[7:0] x 1.2mA.
		For example, if bits $D[7:0] = (11111010)_2$, this is equal to $(250)_{10}$, and $I_{OUT1} = 250 \times 1.2 \text{mA} = 300 \text{mA}$.

MON_IOUT_2 (0x08)

Access: Read-only

POR/Soft Reset Value: 00000000

The MON_IOUT_2 command returns the monitored LDO 2 output current (I_{OUT2}).

Bits	Name	Description
		Records the monitored OUT2 current by the ADC. This value refreshes each time it is read. 1 $LSB = 1.2mA$. The value can be calculated with the following equation:
D[7:0]	IOUT2_MON	IOUT2_MON = D[7:0] x 1.2mA.
		For example, if bits $D[7:0] = (11111010)_2$, this is equal to $(250)_{10}$, and $I_{OUT2}= 250 \times 1.2 \text{mA} = 300 \text{mA}$.

SET_VOUT_1 (0x09)

Access: R/W

POR/Soft Reset Value: 01101000

The SET_VOUT_1 command sets the LDO1 output voltage (V_{OUT1}).

Bits	Name	Description
D[7]	FAULT_CLEAR	0: No action (default) 1: Clear all fault flags and de-assert the /FT pin
		Sets the OUT1 voltage step. This bit is set to 1 by default.
D[6]	VOUT1_STEP	0: 100mV 1: 200mV
	VOUT1_SET	Sets the OUT1 voltage, calculated with the following equation:
D[5:0]		V _{OUT1} = 1V + VOUT1_SET x VOUT1_STEP
_[0:0]		If the default is D[5:0] = $(101000)_2$, which is $(40)_{10}$, then the default V _{OUT1} = 1V + 40 x 200mV = 9V

SET_VOUT_2 (0x0A)

Access: R/W POR/Soft Reset Value: 01101000

The SET_VOUT_2 command sets the LDO 2 output voltage (V_{OUT2}).

Bits	Name	Description
D[7]	POWER_SEQ	0: OUT1 and OUT2 are powered simultaneously 1: OUT2 is delayed by 100ms
D[6]	VOUT2_STEP	Sets the OUT2 voltage step. This bit is set to 1 by default. 0: 100mV
		1: 200mV
	VOUT2_SET	Sets the OUT2 voltage, calculated with the following equation:
D[5:0]		V _{OUT2} = 1V + VOUT2_SET x VOUT2_STEP
-[]		If the default is D[5:0] = (101000) ₂ , which is (40) ₁₀ , then the default $V_{OUT2} = 1V + 40 \times 200 \text{mV}$ = 9V

SET_VPREBOOST (0x0B)

Access: R/W

POR/Soft Reset Value: 01111000

The SET_VPREBOOST command sets the pre-boost regulator output voltage (Vout_BOOST).

Bits	Name	Description			
		Sets the pre-boost regulator output voltage. The default value is 12V.			
D[7:0]		00h~40h: Reserved 41h~9Fh: D[7:0] x 100mV (100mV/step). 6.5V to 15.9V A0h~FFh: Reserved			

SET_VPREBOOST_ON (0x0C)

Access: R/W

POR/Soft Reset Value: 10011100

The SET_VPREBOOST_ON command sets the pre-boost regulator's on voltage threshold for overvoltage (OV) and under-voltage (UV) conditions.

Bits	Name	Description			
D[7:4]	VPREBOOST_ ON_THR	Sets the pre-boost regulator's turn on threshold, The default value is 11V. 00h~0Dh: D[7:4] x 500mV + 6.5V (500mV/step) 0Eh: 14V			
		0Fh: 15V			
D[3:2]	PREBOOST_OV_R	00: 110% of V _{REF} 01: 115 of V _{REF} 10: 120% of V _{REF} 11: 130% of V _{REF}			
D[1:0]	PREBOOST_UV_F	00: 70% of V _{REF} 01: 75% of V _{REF} 10: 80% of V _{REF} 11: 85% of V _{REF}			

SET_PG_UVOV (0x0D)

Access: R/W

POR/Soft Reset Value: 00000000

The SET_PG_UVOV command sets the power good and LDO under-voltage (UV) and over-voltage (OV) settings.

Bits	Name	Description
D[7]	VOUT1_OV_THR	0: The V_{OUT1} over-voltage (OV) threshold is 115% of the set V_{OUT1} 1: The V_{OUT1} OV threshold is 120% of the set V_{OUT1}
D[6]	VOUT1_UV_THR	0: The V _{OUT1} under-voltage (UV) threshold is 75% of the set V _{OUT1} 1: The V _{OUT1} UV threshold is 80% of the set V _{OUT1}
D[5]	VOUT2_OV_THR	0: The V_{OUT2} OV threshold is 115% of the set V_{OUT2} 1: The V_{OUT2} OV threshold is 120% of the set V_{OUT2}
D[4]	VOUT2_UV_THR	0: The V _{OUT2} UV threshold is 75% of the set V _{OUT2} 1: The V _{OUT2} UV threshold is 80% of the set V _{OUT2}
D[3]	VOUT1_PG_H_THR	0: The upper boundary of the OUT1 power good (PG) threshold is 105% of the set voltage 1: The upper boundary of the OUT1 PG threshold is 110% of the set voltage
D[2]	VOUT1_PG_L_THR	0: The lower boundary of the OUT1 PG threshold is 90% of the set voltage 1: The lower boundary of the OUT1 PG threshold is 95% of the set voltage

D[1]	VOUT2_PG_H_THR	0: The upper boundary of the OUT2 PG threshold is 105% of the set voltage 1: The upper boundary of the OUT2 PG threshold is 110% of the set voltage
D[0]	D[0] VOUT2_PG_L_THR	0: The lower boundary of the OUT2 PG threshold is 90% of the set voltage 1: The lower boundary of the OUT2 PG threshold is 95% of the set voltage

SET_IOUT_LIM_1 (0x0E)

Access: R/W

POR/Soft Reset Value: 00010000

The SET_IOUT_LIM_1 command sets the LDO 1 current limit threshold

Bits	Name	Description
D[7]	LDO1-TRC	0: Disable LDO1 tracking mode 1: Enable LDO1 tracking mode
D[6]	LDO2-TRC	0: Disable LDO2 tracking mode 1: Enable LDO2 tracking mode
D[5]	FSS_DIS	0: Enable FSS modulation 1: Disable FSS modulation
		Sets the OUT1 over-current (OC) threshold. 1 LSB = 6.25 mA. This value can be calculated with the following equation:
D[4:0]	IOUT_1_OC_THR	$I_{\text{LIMIT}} = D[4:0] \times 6.25\text{mA} + OC_\text{MIN}$
		OC_MIN is set by register 0x0F, bit[5]. The default $D[4:0] = (10000)_2$, which is equal to $(16)_{10}$, and $I_{\text{LIMIT}} = 16 \times 6.25 + 300 = 400$ mA.

SET_IOUT_LIM_2 (0x0F)

Access: R/W

POR/Soft Reset Value: 00010000

The SET_IOUT_LIM_2 command sets the LDO 2 current limit threshold

Bits	Name	Description
D[7:6]	STB_DETECTION_ WINDOW	00: 15ms 01: 7ms 10: 3ms 11: 1ms
D[5]	OC_MIN	Sets the minimum over-current (OC) threshold for LDO1 and LDO2. The default value is 300mA.
		0: 300mA 1: 100mA
	IOUT_2_OC_THR	Sets the OUT2 over-current (OC) threshold. 1 LSB = 6.25 mA. This value can be calculated with the following equation:
D[4:0]		$I_{\text{LIMIT}} = D[4:0] \times 6.25 \text{mA} + \text{OC}_\text{MIN}$
		OC_MIN is set by register 0x0F, bit[5]. The default $D[4:0] = (10000)_2$, which is equal to $(16)_{10}$, and $I_{\text{LIMIT}} = 16 \times 6.25 + 300 = 400$ mA.

APPLICATION INFORMATION

Figure 12 shows the typical application circuit for the MPQ2026A.




Figure 12: Typical Application Circuit (Boost + Dual LDOs, Vout1 = 9V, Vout2 = 9V, Vout_BOOST = 12V, fsw =
400kHz)

Table 3 shows the design guide index. For more details, see Figure 12.

Pin #	Name	Components	Design Guide Index					
1	VCC	C5	Internal VCC (VCC, Pin 1)					
2	AGND	-	GND Connection (PGND, Pin 8; AGND, Pin 2)					
3	LDO_IN	C2E, C2F	Selecting the Input Capacitors for the Dual LDOs (LDO_IN, Pin 3)					
4	OUT1	C3	Selecting the Output Capacitors for LDO1 (OUT1, Pin 4)					
5	OUT2	C4	Selecting the Output Capacitors for LDO2 (OUT2, Pin 5)					
6	/FT	R2	Fault Indicator (/FT, Pin 6)					
7	EN	R1	Enable (EN, Pin 7)					
8	GND	-	GND Connection (PGND, Pin 8; AGND, Pin 2)					
9	VIN	C1A, C1B, C1C, C1D	Selecting the Input Capacitors for the Pre-Boost Regulator (VIN, Pin 9)					
10	SW	L1, D1	Selecting the Inductor for the Pre-Boost Regulator (SW, Pin 10)					
10	000	ст, от	Selecting the Schottky Diode for the Pre-Boost Regulator (SW, Pin 10)					
11	FB	C2A1, C2A2, C2B1, C2B2, C2C, C2D	Selecting the Boost Output Capacitor (FB, Pin 11)					
12	ADD	R3	Selecting the Resistor for the I ² C Address (ADD, Pin 12)					
13	SDA	-	I ² C Interface (SDA, Pin 13; SCL, Pin 14)					
14	SCL	-	I ² C Interface (SDA, Pin 13; SCL, Pin 14)					
15	ADJ2	-	Setting the Reference Voltage Input for the Dual LDOs (ADJ1, Pin 16; ADJ2, Pin 15)					
16	ADJ1	-	Setting the Reference Voltage Input for the Dual LDOs (ADJ1, Pin 16; ADJ2, Pin 15)					

Table 3: Design Guide Index

MPQ2026A Rev. 1.0 9/27/2022

Internal VCC (VCC, Pin 1)

The VCC capacitor (C5) should be between 1μ F and 10μ F. Generally, a 4.7μ F ceramic capacitor is recommended.

All of the control blocks and the I²C block are powered by the internal regulator. This regulator uses V_{IN} as its input and operates across the full V_{IN} range. When V_{IN} exceeds 5V, V_{CC} is in full regulation and supplied by V_{IN} . When V_{IN} is below 5V and the pre-boost regulator is enabled, V_{CC} is supplied by the boost output via the FB pin. When V_{IN} drops below 5V and the pre-boost regulator is disabled, the V_{CC} output drops.

In latch-off mode, V_{CC} should drop below its falling threshold before start-up to prevent a failed start-up.

It is not recommended that V_{CC} supplies power to external circuits. Do not use I^2C communication when V_{CC} is below its UVLO threshold.

Selecting the Input Capacitor for the Dual LDOs (LDO_IN, Pin 3)

For efficient operation, place a ceramic capacitor with dielectrics (X5R or X7R) between the input pin and ground. It is recommended for the capacitor to be between 1μ F and 10μ F. Largervalue capacitors improve line transient response.

Selecting the Output Capacitor for the Dual LDOs (OUT1, Pin 4; OUT2, Pin 5)

For stable operation, place a 4.7μ F to 22μ F, ceramic capacitor with X5R or X7R dielectrics between the OUT pin and ground. Larger-value capacitors improve line transient response and reduce noise. Output capacitors of other dielectric types may be used, but they are not recommended, as their capacitance can deviate greatly from their rated value across different temperatures.

Setting the Boost and LDOs Output Voltage

The MPQ2026A does not require an external resistor to set the output voltage. The one-time programmable register 0x0B sets V_{OUT_BOOST} , while registers 0x09 and 0x0A set the output voltage for the dual LDOs (see the Register Map on page 37 for more details).

 V_{OUT_BOOST} is configured via register 0x0B, bits D[7:0], and the voltage can be calculated with

(bits D[7:0] x 100mV). This voltage can be between 6.5V and 15.9V.

For example, if 0x0B is set to 78h, then the output voltage = $0.1V \times 120 = 12V$.

The dual LDOs' output voltages are configured via registers 0x09 and 0x0A. They can be set between 1V and 13.6V with 200mV per step, or between 1V and 7.3V with 100mV per step. The output voltage can be calculated with (bits D[5:0] x step) + 1V.

For example, if register 0x09, bits D[7:0] are set to 68h, and the step is 200mV, then the LDO output voltage = $1V + (40 \times 0.2V) = 9V$.

When $V_{LDO_{IN}}$ is almost equal to V_{OUT} , the LDO enters dropout mode, and LDO's current limit drops by 15%. The difference between $V_{LDO_{IN}}$ and V_{OUT} must stay above 1.5V when designing the circuit.

Fault Indicator (/FT, Pin 6)

The R_{FT} resistance (R2) value is recommended to be about $100k\Omega$.

The /FT pin is connected to the open drain of an internal MOSFET. It should be connected to a \leq 5V voltage through an external pull-up resistor for fault indication.

Float or ground /FT if it is not used.

At low input voltages, /FT is falsely triggered after start-up. This is because the /FT blanking time may not be long enough during start-up, which can trigger a V_{OUT} UV condition.

EN (EN, Pin 7)

The EN pin can be used to enable and disable the entire device. Pull EN below the falling threshold (2.2V) to shut the chip down. Drive EN above its rising threshold (2.4V) to enable the chip.

There are separate, dedicated register bits to enable the software for the pre-boost regulator, LDO1, and LDO2. The physical EN pin has a higher priority than the software enable function.

Since EN has a $3.3M\Omega$ pull-down resistor, float EN to shut down the chip. EN can be connected to a high-voltage bus (e.g. the VIN pin) through a pull-up resistor. In this scenario, it is recommended to use a $100k\Omega$ pull-up resistor.



The MPQ2026A has an internal, fixed UVLO threshold. In the normal input range, the rising threshold is 2.8V, and the falling threshold is 2V when the pre-boost regulator is enabled. While the pre-boost regulator is disabled, the rising threshold is 4.2V, and the falling threshold is 3.8V. For applications that require a higher UVLO threshold, place an external resistor between the VIN and EN pins to raise the equivalent UVLO threshold.




Figure 13: Adjustable UVLO through EN Divider

The UVLO rising and falling thresholds can be calculated with Equation (2) and Equation (3), respectively:

$$UVLO_{VTH-R} = (1 + \frac{R1}{R2||3.3M\Omega}) \times EN_{VTH_R}$$
 (2)

$$UVLO_{VTH-F} = (1 + \frac{R1}{R2||3.3M\Omega}) \times EN_{VTH_F}$$
(3)

Where $EN_{VTH_R} = 2.4V$, and $EN_{VTH_F} = 2.2V$.

To quickly turn EN on and off, The EN off time should be longer than 500µs.

Selecting the Input Capacitor for the Pre-Boost Regulator (VIN, Pin 9)

The input requires a capacitor to supply the AC ripple current to the inductor, while limiting noise at the input source. Use a low-ESR capacitor with a value >4.7 μ F to minimize the IC noise. Ceramic capacitors are recommended, but tantalum or low-ESR electrolytic capacitors can also suffice. However, since the input capacitor absorbs the input switching current, it requires an adequate ripple current rating. Use a capacitor with an RMS current rating greater than the inductor ripple current.

To ensure stable operation, place the input capacitor as close to the IC as possible. As an alternative, place a small, high-quality ceramic 0.1μ F capacitor close to the IC, and place the

larger-value capacitor further away. If using the latter technique, use either tantalum- or electrolytic-type capacitors for the larger-value capacitor. Place all ceramic capacitors close to the MPQ2026A.

Selecting the Inductor for the Pre-Boost Regulator (SW, Pin 10)

The inductor forces V_{OUT} above V_{IN} A largervalue inductor value results in less ripple current and reduces the peak inductor current; this reduces the stress on the internal N-channel switch. However, a larger-value inductor is physically larger, has a higher series resistance, and/or lower saturation current.

A good rule of thumb is to allow the peak-to-peak ripple current to equal 30% to 50% of the maximum input current. To prevent regulator losses due to the current limit, ensure that the peak inductor current is less than 75% of the current limit during duty cycle operation. Also ensure that the inductor does not saturate under the worst-case load transient response and startup conditions. Calculate the required inductance value with Equation (4):

$$L = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{V_{OUT} \times f_{SW} \times \Delta I}$$
(4)

Where ΔI is the peak-to-peak inductor ripple current, estimated with Equation (5):

$$\Delta I = (30\% \text{ to } 50\%) \times I_{LOAD(MAX)}$$
 (5)

Where I_{LOAD}(max) is the maximum load current.

Calculate I_{IN(MAX)} with Equation (6):

$$I_{IN(MAX)} = \frac{V_{OUT} \times I_{LOAD(MAX)}}{V_{IN} \times \eta}$$
(6)

Where ŋ is the efficiency.

Selecting the Schottky Diode for the Pre-Boost Regulator (SW, Pin 10)

The output rectifier diode supplies current to the inductor when the internal MOSFET is off. Use a Schottky diode to reduce losses due to the diode's forward voltage and recovery time. The diode should be rated for a reverse voltage equal to or greater than the expected V_{OUT} . The average current rating must exceed the maximum expected load current, and the peak

current rating must exceed the peak inductor current.

Selecting the Boost Output Capacitor (FB, Pin 11)

The output capacitor maintains the DC output voltage. For the best results, use low-ESR capacitors to minimize the output voltage ripple. The output capacitor's characteristics also affect regulatory control system's stability. For the best results, use ceramic, tantalum, or low-ESR electrolytic capacitors. For ceramic capacitors, the capacitance dominates the impedance at the switching frequency, which means that the output voltage ripple is mostly independent of the ESR. The output voltage ripple (V_{RIPPLE}) can be estimated with Equation (7):

$$V_{\text{RIPPLE}} \cong I_{\text{LOAD}} \times \frac{1 - \frac{V_{\text{IN}}}{V_{\text{OUT}}}}{C_{\text{OUT}} \times f_{\text{SW}}}$$
(7)

Where V_{IN} and V_{OUT} are the DC input and output voltages, respectively, I_{LOAD} is the pre-boost regulator's load current, f_{SW} is the switching frequency, and C_{OUT} is the value of the pre-boost regulator's output capacitor.

For tantalum or low-ESR electrolytic capacitors, the ESR dominates the impedance at the switching frequency. In this scenario, V_{RIPPLE} can be calculated with Equation (8):

$$V_{\text{RIPPLE}} \cong I_{\text{LOAD}} \times \frac{1 - \frac{V_{\text{IN}}}{V_{\text{OUT}}}}{C_{\text{OUT}} \times f_{\text{SW}}} + \frac{I_{\text{LOAD}} \times R_{\text{ESR}} \times V_{\text{OUT}}}{V_{\text{IN}}} (8)$$

Where R_{ESR} is the equivalent series resistance of the output capacitor(s).

Choose an output capacitor that satisfies the output ripple and load transient response requirements of the design. A ceramic capacitor exceeding 22μ F is recommended for most applications.

Selecting the Resistor for the I^2C Address (ADD, Pin 12)

The MPQ2026A supports 7 addresses for up to 7 voltage rails by detecting the voltage on the ADD pin. Table 2 on page 36 shows the resistor values for different I²C addresses. The resistor tolerance should not exceed 1% of recommended resistor value.

I²C Interface (SDA, Pin 13; SCL, Pin 14)

The MPQ2026A interface is an I^2C slave that supports fast mode (400kHz), adding flexibility to the power supply solution. See the I^2C interface section on page 34 for details.

If the I²C interface is not used, it is recommended to connect the SDA and SCL pins to the VCC pin through a resistor (e.g. $100k\Omega$).

Setting the Reference Voltage Input for the Dual LDOs (ADJ1, Pin 16; ADJ2, Pin 15)

This external voltage tracking mode can be enabled via the l^2C interface. If enabled, the dual LDOs' output voltages (V_{OUT1} and V_{OUT2}) are equal to the voltages at ADJ1 and ADJ2, respectively. For stable operation, use a 10nF to 100nF ceramic capacitor with X5R or X7R dielectrics.

It the ADJ1 and ADJ2 pins are not used, it is recommended to connect them to GND.

GND Connection (PGND, Pin 8; AGND, Pin 2) See the PCB Layout Guidelines section on page 48 for more details.


PCB Layout Guidelines ⁽¹⁰⁾

Efficient PCB layout (especially the input capacitor, boost output capacitor, inductor, and Schottky diode placement) is critical for stable operation. A 4-layer layout is strongly recommended to improve thermal performance. For the best results, refer to Figure 14 and follow the guidelines below:


- 1. Place the symmetric input capacitor as close to the VIN and GND pins as possible.
- 2. Place L1 and D2 as close to the FB pin as possible.
- 3. Place the symmetric boost output capacitor as close to the Schottky diode as possible.
- 4. Use a large ground plane to connect directly to PGND.
- 5. Add vias near PGND if the bottom layer is a ground plane.
- Ensure that the high-current paths (e.g. PGND and SW/LDO_IN) have short, direct, and wide traces.
- Place the ceramic input capacitor, especially the small package size (0603) input/output bypass capacitor, as close as possible to the VIN, LDO_IN, FB, VOUT, and PGND pins to minimize high frequency.
- 8. Keep the connection between the input capacitor and VIN as short and wide as possible.
- 9. Keep the connection between the inductor and SW pin as short and wide as possible.
- 10. Keep the connection between the LDO input capacitor and LDO_IN pin as short and wide as possible.
- 11. Place the VCC capacitor as close to the VCC and AGND pins as possible.
- 12. Route SW away from sensitive analog areas.
- 13. Use multiple vias to connect the power planes to the internal layers.

Note:


10) The recommended PCB layout is based on the typical application circuit (see Figure 18 on page 51).




Top Layer



Mid-Layer 1



Mid-Layer 2



Bottom Layer Figure 14: Recommended PCB Layout

TYPICAL APPLICATION CIRCUITS




Figure 15: Boost + Dual LDOs, Vout1 = 9V, Vout2 = 9V, Vout_BST = 12V, fsw = 400kHz




Figure 16: Boost + Dual LDOs, Vout1 = 9V, Vout2 = 9V, Vout_BST = 12V, fsw = 2.2MHz

TYPICAL APPLICATION CIRCUITS (continued)




Figure 17: Dual LDOs, Vout1 = 9V, Vout2 = 9V

TYPICAL APPLICATION CIRCUITS (continued)





Figure 18: Boost + Dual LDOs, V_{OUT1} = 9V, V_{OUT2} = 9V, V_{OUT_BST} = 12V, f_{SW} = 400kHz, with EMI Filters




QFN-16 (4mmx4mm)

PACKAGE INFORMATION




TOP VIEW




BOTTOM VIEW



SIDE VIEW



SECTION A-A



RECOMMENDED LAND PATTERN

NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS.


2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.


3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.

4) DRAWING REFERENCE TO JEDEC MO-220.

5) DRAWING IS NOT TO SCALE.

CARRIER INFORMATION





Part Numbe	r D	Package Description	Quantity/ Reel	Quantity/ Tube	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPQ2026AGF xxxx-AEC1-		QFN-16 4mmx4mm)	5000	N/A	N/A	13in	12mm	8mm

REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	9/27/2022	Initial Release	-

Notice: The information in this document is subject to change without notice. Users should warrant and guarantee that thirdparty Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.