power integrations" ${ }^{\text {" }}$

## Design Example Report

| Title | 30 W Isolated Flyback Power Supply with <br> StackFET Using InnoSwitch <br> TM 3-AQ <br> INN3977CQ |
| :--- | :--- |
| Specification | $30 \mathrm{VDC}-921 \mathrm{VDC}$ Input; $30 \mathrm{VDC}-12 \mathrm{~V} / 0.3 \mathrm{~A} ;$ <br> $60 \mathrm{VDC}-12 \mathrm{~V} / 1 \mathrm{~A} ; 400 \mathrm{VDC}-12 \mathrm{~V} / 2.5 \mathrm{~A}$ <br> Outputs |
| Application | High Input Voltage For Automotive |
| Author | Applications Engineering Department |
| Document <br> Number | DER-859Q |
| Date | March 25, 2020 |
| Revision | 1.1 |

## Summary and Features

- High input voltage: up to 921 VDC
- InnoSwitch3-AQ - industry first AC/DC ICs with isolated, safety rated integrated feedback
- Built-in synchronous rectification for $>82 \%$ efficiency
- All the benefits of secondary-side control with the simplicity of primary-side regulation
- Insensitive to transformer variation
- Extremely fast transient response independent of load timing


## PATENT INFORMATION

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at https://www.power.com/company/intellectual-property-licensing/.

## Table of Contents

1 Introduction ..... 3
2 Power Supply Specification ..... 4
3 Schematic ..... 5
4 Circuit Description ..... 6
4.1 INN3977CQ IC Primary ..... 6
4.2 INN3977CQ IC Secondary ..... 6
5 PCB Layout ..... 8
6 Bill of Materials ..... 10
7 Transformer Design ..... 11
7.1 Electrical Diagram ..... 11
7.2 Electrical Specification ..... 11
7.3 Material List ..... 11
7.4 Transformer Build Diagram ..... 12
7.5 Transformer Instruction ..... 12
7.6 Winding Illustrations. ..... 13
8 Performance Data ..... 20
8.1 Efficiency vs. Load and Input Voltage ..... 20
8.2 Full Load Efficiency vs. Line. ..... 21
8.3 No-Load Input Power ..... 22
8.4 Load and Line Regulation. ..... 23
9 Waveforms ..... 24
9.1 INN3977CQ Drain Voltage and Current, Steady-State. ..... 24
9.2 Total and StackFET Drain to Source Voltage, Steady-State ..... 25
9.3 SR FET Waveforms, Steady-State ..... 26
9.4 Output Ripple Measurements. ..... 27
$9.5100 \%$ Loading Condition ..... 28
9.675 \% Loading Condition ..... 28
9.7 50\% Loading Condition ..... 29
9.8 25\% Loading Condition ..... 29
9.9 0\% Loading Condition ..... 30
9.10 Output Load Transient ..... 31
9.10.1 Output Load Transient, 100\% to 0\% Load. ..... 31
9.11 FWD Waveforms During Shorted Output ..... 31
10 Thermal Performance ..... 32
10.1 Temperature vs. Output Power. ..... 33
10.2 Maximum Output Power vs. Ambient Temperature ..... 34
11 Revision History ..... 35

## Important Note:

Although this board is designed to satisfy safety isolation requirements, the engineering prototype has not been agency approved. Therefore, all testing should be performed using an isolation transformer to provide the AC input to the prototype board.

## 1 Introduction

This document is an engineering report describing a 30 VDC to 921 VDC input, 12 V output, 30 W (maximum) power supply utilizing INN3977CQ from Power Integrations. The document contains the power supply specification, schematic, bill-of-materials and basic performance data.


Figure 1 - Populated Circuit Board Photograph, Top.


Figure 2 - Populated Circuit Board Photograph, Bottom.

## 2 Power Supply Specification

The table below represents the minimum acceptable performance of the design. Actual performance is listed in the results section.

| Description | Symbol | Min | Typ | Max | Units | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input |  |  |  |  |  |  |
| Voltage | $V_{\text {IN }}$ | 30 | 800 | 921 | VDC | For Electric Vehicle Emergency PSU |
| Maximum Output Power |  |  |  |  |  |  |
|  | $\mathrm{P}_{\text {out }}$ |  |  | 10 | W | $\mathrm{V}_{\text {IN }}$ of 30 VDC to 60 VDC . |
|  | Pout |  |  | 20 | W | $\mathrm{V}_{\text {IN }}$ of 60 VDC to 130 VDC . |
|  | $\mathrm{P}_{\text {out }}$ |  |  | 30 | W | $\mathrm{V}_{\text {IN }}$ of 400 VDC to 921 VDC . |
|  |  |  |  |  |  |  |
| Output |  |  |  |  |  |  |
| Output Voltage | $\mathrm{V}_{\text {OUT }}$ |  | 12 |  | V | $\pm 5 \%$ ( $\left.\mathrm{V}_{\text {IV }}>400 \mathrm{VDC}\right)$ |
| Output Current | $\mathrm{I}_{\text {OUT }}$ |  |  | 2.5 | A |  |
| Output Ripple Voltage | $\mathbf{V}_{\text {RIPPLE }}$ |  |  | 300 | mV | On Board |
| Isolation |  |  |  |  |  | Meets IEC 60664-1 as a Minimum. Reinforce Better. |
| Ambient Temperature | $\mathrm{T}_{\text {AMB }}$ | -40 |  |  | W | VIN 400 VDC to 921 VDC |

## 3 Schematic



Figure 3 - Schematic.

## 4 Circuit Description

### 4.1 INN3977CQ IC Primary

One end of the transformer primary is connected to the DC bus. The other is connected to a high-voltage ( 500 V ) MOSFET (Q4) that is a cascode connected to the Drain of the integrated power MOSFET inside the INN3977CQ IC (U1). In this configuration the effective Drain-Source voltage rating of the primary is $1250 \mathrm{~V}_{\mathrm{PK}}$.

High-voltage ceramic capacitors C 1 and C 16 are used for the decoupling capacitor for the DC input voltage, and a low cost RCD clamp formed by D1, D2, R1, R2, and C2 limits the peak StackFET drain voltage to about 1100 V at 921 VDC input due to the effects of transformer leakage inductance. Capacitor $\mathrm{C} 15, \mathrm{Y}$ capacitor, is used to attenuate the high frequency common mode noise on the output.

The IC is self-starting, using an internal high-voltage current source to charge the BPP pin capacitor, C4, when DC input voltage is first applied. During normal operation the primary-side block is powered from an auxiliary winding on the transformer. The output of this is configured as a flyback winding which is rectified and filtered using diode D3 and capacitor C3, and fed in the BPP pin via a current limiting resistor R3.

Zener diode VR2 and VR3 clamp the maximum drain-source voltage across the INN3977CQ IC (U1) to below 650 V. VR1 ensures that the maximum gate-source voltage of Q4 does not exceed 15 V . Resistor R13, R14, and C17 provide bias to enhance the gate of Q4 when its source is switched low by the drain of U1.

### 4.2 INN3977CQ IC Secondary

The secondary-side of the INN397CQ IC provides output voltage, output current sensing and drive to a MOSFET providing synchronous rectification.

Output rectification for the 12 V output is provided by SR FETs Q1 and Q2. Low ESR capacitors, C7, C8, C9, C12, C13 and output inductor L1 provide filtering. RC snubber network comprising R6, R7, and C5 for Q1 and Q2 damps high frequency ringing across SR FETs, which results from leakage inductance of the transformer windings and the secondary trace inductances. The gates of Q1 and Q2 are turned on based on the winding voltage sensed via R4 and the FWD pin of the IC. In continuous conduction mode operation, the power MOSFET is turned off just prior to the secondary-side controller commanding a new switching cycle from the primary. In discontinuous mode the MOSFET is turned off when the voltage drop across the MOSFET falls below ground. Secondary-side control of the primary-side MOSFET ensures that it is never on simultaneously with the synchronous rectification MOSFET. The MOSFET drive signal is output on the SR pin. The secondary-side of the IC is self-powered from either the secondary winding forward voltage or the output voltage. The output voltage powers the
device, fed into the VO pin. It will charge the decoupling capacitor C6 via an internal regulator.

Resistors R8 and R10 form a voltage divider network that senses the output voltage. INN3977CQ IC has an internal reference of 1.265 V . Capacitor C11 provides decoupling from high frequency noise affecting power supply operation, and C10 and R9 is the feedforward network to speed up the response time to lower the output ripple. The output current is sensed by R5 with a threshold of approximately 35 mV to reduce losses. Once the current sense threshold across these resistors is exceeded, the device adjusts the number of switch pulses to maintain a fixed output current.

## 5 PCB Layout



Figure 4 - Printed Circuit Board Layout (Top).


Figure 5 - Printed Circuit Board Layout (Bottom).


Figure 6 - Printed Circuit Board Layout (Internal layer 1).


Figure 7 - Printed Circuit Board Layout (Internal layer 2).

## 6 Bill of Materials

| Item | Qty | Ref Des | Description | Mfg Part Number | Mfg |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 2 | $\begin{gathered} \hline \mathrm{C} 1 \\ \mathrm{C} 16 \end{gathered}$ | $0.047 \mu \mathrm{~F}, \pm 10 \%, 1000 \mathrm{~V}(1 \mathrm{kV})$, Ceramic, X7R, 1812 | 1812Y1K00473KST | Knowles Syfer |
| 2 | 1 | C2 | $4700 \mathrm{pF} \pm 5 \% 200 \mathrm{~V}$ Ceramic C0G, NP0 1206 | CGJ5H3C0G2D472J115AA | TDK |
| 3 | 1 | C3 | $22 \mu \mathrm{~F}, \pm 20 \%, 25 \mathrm{~V}$, Ceramic, X5R, 1206 | 12063D226MAT2A | AVX |
| 4 | 1 | C4 | 0.47 ¢F, $\pm 10 \%$, 50 V , Ceramic, X7R, $0805,-55^{\circ} \mathrm{C} \sim 125^{\circ} \mathrm{C}$ | CGA4J3X7R1H474K125AB | TDK |
| 5 | 1 | C5 | 2200 pF, $\pm 10 \%$, 200V, Ceramic, X7R, 0805 | 08052C222K4T2A | AVX |
| 6 | 1 | C6 | $2.2 \mu \mathrm{~F}, \pm 10 \%, 50$ V, Ceramic, X7R, Bypass, Decoupling, 1206 | C1206C225K5RACAUTO7210 | KEMET |
| 7 | 3 | $\begin{gathered} \hline \mathrm{C} 7 \mathrm{C} 8 \\ \mathrm{C} 9 \end{gathered}$ |  | EMZR250ARA221MF80G | United ChemiCon |
| 8 | 1 | C10 | $10 \mathrm{nF}, 50 \mathrm{~V}$, Ceramic, X7R, 0805 | C0805C103K5RACTU | Kemet |
| 9 | 1 | C11 | $330 \mathrm{pF}, \pm 5 \%$, 50V, Ceramic, C0G, NP0, 0603 | C0603C331J5GACAUTO | KEMET |
| 10 | 1 | C12 | $22 \mu \mathrm{~F}, 25 \mathrm{~V}$, Ceramic, X7R, 1210 | GRM32ER71E226KE15L | Murata |
| 11 | 1 | C13 | $\begin{aligned} & 100 \mu \mathrm{~F}, \pm 20 \%, 25 \mathrm{~V}, \mathrm{Z}=320 \mathrm{~m} \Omega \text {, Electrolytic, } 0.260 \mathrm{~L} \text { x } \\ & 0.260 " \mathrm{~W} \times 0.315^{\prime \prime} \mathrm{H}, \mathrm{SMD} \end{aligned}$ | UCD1E101MCL1GS | Nichicon |
| 12 | 1 | C15 | $2.2 \mathrm{nF}, 500 \mathrm{Vac}, \mathrm{Ceramic}, \mathrm{Y} 1$ | VY1222M47Y5UG63V0 | Vishay |
| 13 | 1 | C17 | 22 pF, 1000 V, Ceramic, COG, 1206 | C1206C220KDGACTU | Kemet |
| 14 | 1 | C18 | 390 pF, 630 V, Ceramic, NP0, 1206 | C3216C0G2J391J | TDK |
| 15 | 2 | D1 D2 | 1000 V, 1 A, Ultrafast Recovery, GPP, DO-214AC SMA | US1M-13-F | Diodes, Inc. |
| 16 | 1 | D3 | Diode, General Purpose, Power, Switching, SS SWCH DIO, 250V,SC-76, SOD-323 | BAS21HT1G | ON Semi |
| 17 | 1 | L1 | $1.5 \mu \mathrm{H}, \pm 20 \%$,Shielded, Wirewound, Inductor, $4.5 \mathrm{~A}, 42$ $\mathrm{m} \Omega$ Max, Automotive, AEC-Q200 | SRP4020TA-1R5M | Bourns |
| 18 | 2 | Q1 Q2 | MOSFET, N-Channel, 200 V , 13A (Tc), 68W (Tc), Automotive, AEC-Q101, PowerPAK SO-8 | SQJ454EP-T1_GE3 | Vishay |
| 19 | 1 | Q4 | MOSFET, N-Channel 500 V , 10A (Tc), 85W (Tc), DPAK TO-252-3, DPak (2 Leads + Tab), SC-63 | STD15N50M2AG | ST Micro |
| 20 | 1 | R1 | RES, 20 k , , 5\%, 1/4 W, Thick Film, 1206 | ERJ-8GEYJ203V | Panasonic |
| 21 | 1 | R2 | RES, $39 \Omega, 5 \%, 1 / 4 \mathrm{~W}$, Thick Film, 1206 | ERJ-8GEYJ390V | Panasonic |
| 22 | 1 | R3 | RES, $3.48 \mathrm{k} \Omega, 1 \%, 1 / 8 \mathrm{~W}$, Thick Film, 0805 | ERJ-6ENF3481V | Panasonic |
| 23 | 1 | R4 | RES, $100 \Omega, 1 \%, 1 / 4$ W, Thick Film, 1206 | ERJ-8ENF1000V | Panasonic |
| 24 | 1 | R5 | $0.011 \Omega, \pm 1 \%, \pm 75 \mathrm{ppm} /{ }^{\circ} \mathrm{C}, 1 \mathrm{~W}, 1206$, Automotive AECQ200, Current Sense, | ERJ-8CWFR011V | Panasonic |
| 25 | 2 | R6 R7 | RES, $51 \Omega, 5 \%, 1 / 4 \mathrm{~W}$, Thick Film, 1206 | ERJ-8GEYJ510V | Panasonic |
| 26 | 1 | R8 | RES, $100 \mathrm{k} \Omega, 1 \%, 1 / 8 \mathrm{~W}$, Thick Film, 0805 | ERJ-6ENF1003V | Panasonic |
| 27 | 1 | R9 | RES, $15 \mathrm{k} \Omega$, $5 \%$, 1/8 W, Thick Film, 0805 | ERJ-6GEYJ153V | Panasonic |
| 28 | 1 | R10 | RES, 11.8 k $\Omega, 1 \%, 1 / 8 \mathrm{~W}$, Thick Film, 0805 | ERJ-6ENF1182V | Panasonic |
| 29 | 1 | R12 | RES, $10 \Omega, 5 \%, 1 / 4 \mathrm{~W}$, Thick Film, 1206 | ERJ-8GEYJ100V | Panasonic |
| 30 | 2 | $\begin{aligned} & \hline \text { R13 } \\ & \text { R14 } \end{aligned}$ | RES, $1.0 \mathrm{M} \Omega, 5 \%, 1 / 4 \mathrm{~W}$, Thick Film, 1206 | ERJ-8GEYJ105V | Panasonic |
| 31 | 1 | T1 | Bobbin, EQ25, 4 pins, 4pri, 0sec | EQ-2506 | Shen Zhen Xin Yu Jia |
| 32 | 1 | U1 | InnoSwitch3-AQ Switch Integrated Circuit, InSOP24D | INN3977CQ | Power Integrations |
| 33 | 1 | VR1 | Diode ZENER 15 V 500 mW SOD123 | MMSZ5245B-7-F | Diodes, Inc. |
| 34 | 1 | VR2 | TVS DIODE, UNIDIRECTIONAL, 250VWM, DO214AA | SMBJ250A | Littlefuse |
| 35 | 1 | VR3 | 200 V, 224V breakdown, 1.9 A peak Pulse,600 W peak pulse, DO214AA | SMBJ200A | Littlefuse |

## 7 Transformer Design

### 7.1 Electrical Diagram



### 7.2 Electrical Specification

| Parameter | Condition | Spec. |
| :--- | :--- | :---: |
| Nominal Primary <br> Inductance | Measured at $1 \mathrm{~V}_{\text {PK-PK, }} 100 \mathrm{kHz}$ switching frequency, between pin 3 and <br> 4, with all other windings open. | $1250 \mu \mathrm{H} \pm 5 \%$ |
| Resonant <br> Frequency | Between pin 3 and 4, other windings open. | $1,200 \mathrm{kHz}$ (Min.) |
| Primary Leakage <br> Inductance | Between pin 3 and 4, with pins: FL1-FL2 shorted. | $7.0 \mu \mathrm{H}$ (Max.) |

### 7.3 Material List

| Item | Description |
| :---: | :--- |
| $[\mathbf{1 ]}$ | Core: EQ27, ACP-95. |
| $[\mathbf{2 ]}$ | Bobbin: EQ2506 - Vertical - 4pins (4/0); PI\#: 25-01095-00. |
| $[3]$ | Magnet Wire: \#28 AWG, Double Coated. |
| $[4]$ | Magnet Wire: \#32 AWG, Double Coated. |
| $[5]$ | Magnet Wire: \#25 AWG, Triple Insulated Wire. |
| $[6]$ | Bus Wire: \#28 AWG, Alpha Wire, Tinned Copper. |
| $[7]$ | Tape: 3M 13450-F, Polyester Film, 1 mil Thickness, 4.25 mm Width. |
| $[8]$ | Tape: $3 \mathrm{MM} 13450-\mathrm{F}$, Polyester Film, 1 mil Thickness, $27.5 \mathrm{~mm} \times 52 \mathrm{~mm}$. |
| $[9]$ | Varnish: Dolph BC-359. |

### 7.4 Transformer Build Diagram

| WD4: $1 / 2$ Primary | $26 T-\# 28$ AWG |
| :--- | :---: |
| WD3: Secondary | $\left[\begin{array}{c}6 T-\text { \#25AWG_TIW } \\ 6 T-\# 25 A W G \_T I W ~\end{array}\right.$ |
| WD2: Bias | $6 T-2 x \# 32$ AWG |
| WD1: $1 / 2$ Primary | $22 T-\# 28$ AWG |



### 7.5 Transformer Instruction

| Winding Preparation | Make 2 slots with 2 mm width on flanges of secondary side of bobbin Item [2], (see illustration below). Position the bobbin on the mandrel such that the primary side of the bobbin is on the left side. Winding direction is clock-wise direction for forward direction. |
| :---: | :---: |
| WD1 $1^{\text {st }}$ Primary | Start at pin 4, wind 22 turns of wire Item [3] in 2 layers, with tight tension, from left to right and right to left. At the last turn, leave this wire with enough length for WD4 - $2^{\text {nd }}$ Primary. |
| Insulation | 1 layer of tape Item [7]. |
| WD2: Bias | Start at pin1, wind 6 bifilar turns of wire Item [4] from left to right, spread wires evenly on the bobbin. At the last turn bring the wires back to the left and terminate at pin 2. |
| Insulation | 1 layer of tape Item [7]. |
| WD3 <br> Secondary | Start at left slot of secondary side of bobbin, use wire Item [5] leaving ~ $1^{\prime \prime}$, mark as FL1, and wind 6 turns with tight tension. At the last turn, exit the wire at the right slot, also leaving ~ $1^{\prime \prime}$ and mark as FL2. <br> Repeat same winding above and on top, also start as FL1 and end FL2. |
| Insulation | 1 layer of tape Item [7]. |
| WD4 <br> $2^{\text {nd }}$ Primary | Using wire floating from WD1, continue winding 26 turns in $21 / 2$ layers, and terminate at pin 3. |
| Insulation | Place 1 layer of tape Item [7], bring 2 wires floating FL1 from Secondary - WD3 to right slot and continue placing another 2 layers of tape to secure these wires and all the windings. |
| Finish Assembly | Gap core halves to get $1250 \mu \mathrm{H}$. Use 50 mm of bus wire Item [6], solder to pin 2 then lean along core halves and secure with tape. Varnish with Item [9]. Places 2 layers of tape Item [8] at bottom of transformer, wrap up to the body, and 1 layer of tape Item [7] around the transformer, (see illustration below). |

### 7.6 Winding I//ustrations









## 8 Performance Data

All measurements performed with room ambient temperature. Measured at PCB output terminal.

### 8.1 Efficiency vs, Load and Input Voltage



Figure 8 - Efficiency vs. Load and Input Voltage, Room Temperature.

### 8.2 Ful/ Load Efficiency vs, Line



Figure 9 - Efficiency vs. Line (VDC), Room Temperature.


Figure 10 - No-Load Input Power, Room Temperature.

### 8.4 Load and Line Regulation

Measurements taken at 0\% to 100\% of rated load


Figure 11 - Output Voltage vs. Output Current and Input Voltage (VDC), Room Temperature.

## 9 Waveforms

### 9.1 INN3977CQ Drain Voltage and Current, Steady-State



Figure 12 - Drain Voltage and Current Waveforms.
$\mathrm{V}_{\mathrm{IN}}=400 \mathrm{VDC}, \mathrm{I}_{\text {OUt }}=2.5 \mathrm{~A}$.
$V_{D S(\text { max })}=552 \mathrm{~V}$.
Upper: $\mathrm{I}_{\text {DRain }} 1 \mathrm{~A}, 500 \mu \mathrm{~s} /$ div.
Lower: $\mathrm{V}_{\text {drain, }} 200 \mathrm{~V}, 500 \mu \mathrm{~s} /$ div.
Bottom Half: Zoom @ $10 \mu \mathrm{~s} / \mathrm{div}$.


Figure 13 - Drain Voltage and Current Waveforms. $\mathrm{V}_{\mathrm{IN}}=800 \mathrm{VDC}, \mathrm{I}_{\text {out }}=2.5 \mathrm{~A}$.
$\mathrm{V}_{\mathrm{DS}(\text { MAX })}=605 \mathrm{~V}$.
Upper: $\mathrm{I}_{\text {DRain }} 1 \mathrm{~A}, 500 \mu \mathrm{~s} / \mathrm{div}$. Lower: $\mathrm{V}_{\text {Drain }} 200 \mathrm{~V}, 500 \mu \mathrm{~s} /$ div.
Bottom Half: Zoom @ $10 \mu \mathrm{~s} / \mathrm{div}$.


Figure 14 - Drain Voltage and Current Waveforms.
$\mathrm{V}_{\text {IN }}=921 \mathrm{VDC}, \mathrm{I}_{\text {OUT }}=2.5 \mathrm{~A}$.
$V_{D S(\text { max })}=618 \mathrm{~V}$.
Upper: $\mathrm{I}_{\text {DRain }} 1 \mathrm{~A}, 500 \mu \mathrm{~s} /$ div.
Lower: $\mathrm{V}_{\text {Drain }} 200 \mathrm{~V}, 500 \mu \mathrm{~s} /$ div.
Bottom Half: Zoom @ $10 \mu \mathrm{~s} / \mathrm{div}$.

### 9.2 Total and StackFET Drain to Source Voltage, Steady-State



Figure 15 - Total and STACKFET Drain to Source Voltage Waveforms.
$\mathrm{V}_{\mathrm{IN}}=400 \mathrm{VDC}, \mathrm{I}_{\text {OUt }}=2.5 \mathrm{~A}$.
$\mathrm{V}_{\text {STACKFETDS(MAX) }}=29 \mathrm{~V}, \mathrm{~V}_{\text {TOTAL(MAX) }}=574 \mathrm{~V}$.
Yellow: $\mathrm{V}_{\text {total }} 200 \mathrm{~V}, 500 \mu \mathrm{~s} / \mathrm{div}$.
Blue: V ${ }_{\text {stackeet }} 200 \mathrm{~V}$, $500 \mu \mathrm{~s} / \mathrm{div}$.
Bottom Half: Zoom @ $10 \mu \mathrm{~s} / \mathrm{div}$.


Figure 16 - Total and STACKFET Drain to Source Voltage Waveforms.
$\mathrm{V}_{\text {IN }}=800 \mathrm{VDC}, \mathrm{I}_{\text {out }}=2.5 \mathrm{~A}$.
$\mathrm{V}_{\text {STACKETDS(MAX) }}=404 \mathrm{~V}, \mathrm{~V}_{\text {TOTAL(MAX) }}=965 \mathrm{~V}$.
Yellow: $\mathrm{V}_{\text {total }} 200 \mathrm{~V}, 500 \mu \mathrm{~s} / \mathrm{div}$.
Blue: $\mathrm{V}_{\text {STACKfet }} 200 \mathrm{~V}, 500 \mu \mathrm{~s} / \mathrm{div}$.
Bottom Half: Zoom @ $10 \mu \mathrm{~s} / \mathrm{div}$.


Figure 17 - Total and STACKFET Drain to Source Voltage Waveforms.
$\mathrm{V}_{\text {IN }}=921 \mathrm{VDC}, \mathrm{I}_{\text {OUT }}=2.5 \mathrm{~A}$.
$\mathrm{V}_{\text {STACKFETDS(MAX) }}=484 \mathrm{~V}, \mathrm{~V}_{\text {TOTAL(MAX) }}$
$=1098 \mathrm{~V}$.
Yellow: $\mathrm{V}_{\text {total, }} 200 \mathrm{~V}, 500 \mu \mathrm{~s} / \mathrm{div}$.
Blue: $\mathrm{V}_{\text {stackeet, }} 200 \mathrm{~V}$, $500 \mu \mathrm{~s} /$ div.
Bottom Half: Zoom @ $10 \mu \mathrm{~s} / \mathrm{div}$.

### 9.3 SR FET Waveforms, Steady-State



Figure 18 - Drain Voltage and Current Waveforms. $\mathrm{V}_{\text {IN }}=400 \mathrm{VDC}, \mathrm{I}_{\text {out }}=2.5 \mathrm{~A}$. $\mathrm{V}_{\mathrm{DS}(\text { MAX })}=70 \mathrm{~V}, \mathrm{I}_{\mathrm{DRaIN}(\text { max })}=10.3 \mathrm{~A}$. Upper: I $\mathrm{I}_{\text {dain, }} 5 \mathrm{~A}, 1 \mathrm{~ms} / \mathrm{div}$. Lower: $\mathrm{V}_{\text {drain-source, }} 50 \mathrm{~V}, 1 \mathrm{~ms}$ / div. Bottom Half: Zoom @ $20 \mu \mathrm{~s} / \mathrm{div}$.


Figure 19 - Drain Voltage and Current Waveforms.

$$
\mathrm{V}_{\mathrm{IN}}=800 \mathrm{VDC}, \mathrm{I}_{\mathrm{out}}=2.5 \mathrm{~A} .
$$

$\mathrm{V}_{\mathrm{DS}(\operatorname{mAX})}=128 \mathrm{~V}, \mathrm{I}_{\mathrm{DRAIN}(\operatorname{MAX})}=10.5 \mathrm{~A}$.
Upper: $\mathrm{I}_{\text {DRain, }} 5 \mathrm{~A}, 1 \mathrm{~ms} /$ div.
Lower: V ${ }_{\text {drain-source, }} 50 \mathrm{~V}$, 1 ms / div.
Bottom Half: Zoom @ $20 \mu \mathrm{~s} /$ div


Figure 20 - Drain Voltage and Current Waveforms.
$\mathrm{V}_{\mathrm{IN}}=921 \mathrm{VDC}, \mathrm{I}_{\text {OUt }}=2.5 \mathrm{~A}$.
$\mathrm{V}_{\mathrm{DS}(\text { MAX })}=143 \mathrm{~V}, \mathrm{I}_{\text {DRAIN(MAX) }}=10.7 \mathrm{~A}$.
Upper: $\mathrm{I}_{\text {DRain, }} 5 \mathrm{~A}, 1 \mathrm{~ms} /$ div.
Lower: $V_{\text {drain-source, }} 50 \mathrm{~V}, 1 \mathrm{~ms} /$ div.
Bottom Half: Zoom @ $20 \mu \mathrm{~s} / \mathrm{div}$.

### 9.4 Output Ripple Measurements

For DC output ripple measurements, a modified oscilloscope test probe must be utilized in order to reduce spurious signals due to pick-up. Details of the probe modification are provided in the Figures below.

The 4987BA probe adapter is affixed with once capacitor tied in parallel across the probe tip. The capacitor includes one (1) $1 \mu \mathrm{~F} / 50 \mathrm{~V}$ ceramic type.


Figure 21 - Oscilloscope Probe Prepared for Ripple Measurement. (End Cap and Ground Lead Removed)


Figure 22 - Oscilloscope Probe with Probe Master (www.probemaster.com) 4987A BNC Adapter.
(Modified with wires for ripple measurement, and one parallel decoupling capacitor added)

### 9.5 100\% Loading Condition



Figure 23 - Output Voltage Ripple.
$\mathrm{V}_{\mathrm{IN}}=400 \mathrm{VDC}, \mathrm{I}_{\text {OUt }}=2.5 \mathrm{~A}$.
Top Half: Vout, 200 mV , 100 ms / div.
Bottom Half: Zoom @ $50 \mu \mathrm{~s} /$ div.
$V_{\text {RIPLLE }}=239 \mathrm{~m} \mathrm{~V}_{\text {P-p. }}$.

### 9.675 \% Loading Condition



Figure 25 - Output Voltage Ripple.

$$
\mathrm{V}_{\mathrm{IN}}=400 \mathrm{VDC}, \mathrm{I}_{\mathrm{OUT}}=1.8 \mathrm{~A} .
$$

Top Half: Vout, 200 mV , 100 ms / div.
Bottom Half: Zoom @ $50 \mu \mathrm{~s} /$ div.
$V_{\text {RIPPLE }}=219 \mathrm{mV}_{\text {P-P. }}$.


Figure 24 - Output Voltage Ripple.
$\mathrm{V}_{\text {IN }}=800 \mathrm{VDC}, \mathrm{I}_{\text {Out }}=2.5 \mathrm{~A}$.
Top Half: Vout, $200 \mathrm{mV}, 100 \mathrm{~ms} /$ div.
Bottom Half: Zoom @ $50 \mu \mathrm{~s} / \mathrm{div}$.
$V_{\text {RIPPLE }}=246 \mathrm{mV}$ P-p.


Figure 26 - Output Voltage Ripple.
$\mathrm{V}_{\mathrm{IN}}=800 \mathrm{VDC}, \mathrm{I}_{\text {Out }}=1.8 \mathrm{~A}$.
Top Half: Vout, 200 mV , $100 \mathrm{~ms} /$ div. Bottom Half: Zoom @ $50 \mu \mathrm{~s} /$ div.
$V_{\text {RIPPLE }}=246 \mathrm{mV}_{\text {P-p. }}$.

## $9.7 \quad 50 \%$ Loading Condition



Figure 27 - Output Voltage Ripple.
$\mathrm{V}_{\mathrm{IN}}=400 \mathrm{VDC}, \mathrm{I}_{\text {OUT }}=1.25 \mathrm{~A}$.
Top Half: Vout, $200 \mathrm{mV}, 100 \mathrm{~ms} / \mathrm{div}$. Bottom Half: Zoom @ $50 \mu \mathrm{~s} /$ div.
$\mathrm{V}_{\text {RIPPLE }}=193 \mathrm{~m} \mathrm{~V}_{\text {P-P. }}$.

## $9.8 \quad$ 25\% Loading Condition



Figure 29 - Output Voltage Ripple.
$\mathrm{V}_{\mathrm{IN}}=400 \mathrm{VDC}, \mathrm{I}_{\text {OUT }}=0.62 \mathrm{~A}$.
Top Half: Vout, 200 mV , $100 \mathrm{~ms} / \mathrm{div}$.
Bottom Half: Zoom @ $50 \mu \mathrm{~s} /$ div.
$V_{\text {RIPPLE }}=159 \mathrm{mV}_{\text {P-p. }}$.


Figure 28 - Output Voltage Ripple.
$\mathrm{V}_{\text {IN }}=800 \mathrm{VDC}$, $\mathrm{I}_{\text {out }}=1.25 \mathrm{~A}$.
Top Half: $\mathrm{V}_{\text {out, }} 50 \mathrm{mV}, 5 \mathrm{~ms} /$ div.
Bottom Half: Zoom @ $50 \mu \mathrm{~s} /$ div.
$V_{\text {RIPPLE }}=246 \mathrm{mV}_{\text {P-p. }}$.


Figure 30 - Output Voltage Ripple.
$\mathrm{V}_{\mathrm{IN}}=800 \mathrm{VDC}, \mathrm{I}_{\text {OUT }}=0.62 \mathrm{~A}$.
Top Half: Vout, 200 mV , 100 ms / div. Bottom Half: Zoom @ $50 \mu \mathrm{~s} /$ div.
$V_{\text {RIPPLE }}=206 \mathrm{mV} \mathrm{V}_{\text {P. }}$.

### 9.9 0\% Loading Condition



Figure 31 - Output Voltage Ripple.
$\mathrm{V}_{\text {IN }}=400 \mathrm{VDC}, \mathrm{I}_{\text {out }}=0 \mathrm{~A}$.
Top Half: Vout, 200 mV , 100 ms / div.
Bottom Half: Zoom @ $50 \mu \mathrm{~s} /$ div.
$V_{\text {RIPPLE }}=73 \mathrm{mV}_{\text {P-p. }}$.


Figure 32 - Output Voltage Ripple.
$\mathrm{V}_{\mathrm{IN}}=800 \mathrm{VDC}, \mathrm{I}_{\text {out }}=0 \mathrm{~A}$.
Top Half: Vout, 200 mV , $100 \mathrm{~ms} /$ div.
Bottom Half: Zoom @ $50 \mu \mathrm{~s} /$ div.
$V_{\text {RIPPLE }}=106 \mathrm{mV}_{\text {P-p }}$.

### 9.10 Output Load Transient

9.10.1 Output Load Transient, 100\% to 0\% Load


Figure 33 - Output Load Transient, 100\% to 0\% Load.
$\mathrm{V}_{\text {IN }}=400 \mathrm{VDC}, \mathrm{I}_{\text {OUt }}=2.5 \mathrm{~A}$ to 0 A .
$\mathrm{V}_{\text {OUT(MAX) }}=11.79 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN }}=11.25 \mathrm{~V}$.
Upper: I Iout, 1 A, $100 \mathrm{~ms} / \mathrm{div}$.
Lower: $\mathrm{V}_{\text {out }}, 200 \mathrm{mV}, 100 \mathrm{~ms} /$ div.
Bottom Half: Zoom @ $10 \mathrm{~ms} /$ div.


Figure 34 - Output Load Transient, 100 \% to 0 \% Load.
$\mathrm{V}_{\mathrm{IN}}=800 \mathrm{VDC}, \mathrm{I}_{\text {OUt }}=2.5 \mathrm{~A}$ to 0 A .
$\mathrm{V}_{\text {OUT(MAX) }}=12.37 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=11.59 \mathrm{~V}$.
Upper: $I_{\text {out, }} 1$ A, $100 \mathrm{~ms} / \mathrm{div}$.
Lower: $\mathrm{V}_{\text {out }} 200 \mathrm{mV}, 100 \mathrm{~ms} / \mathrm{div}$.
Bottom Half: Zoom @ $10 \mathrm{~ms} /$ div.

### 9.11 FWD Waveforms During Shorted Output



Figure 35 - FWD Voltage During Shorted Output. $\mathrm{V}_{\mathrm{IN}}=800 \mathrm{VDC} \mathrm{V}_{\text {FWD(MAX) }}=118 \mathrm{~V}$. Top: $\mathrm{V}_{\mathrm{FWD}}, 50 \mathrm{~V}, 5 \mathrm{~ms} / \mathrm{div}$.
Bottom: Zoom @ $20 \mu \mathrm{~s} / \mathrm{div}$.


Figure 36 - FWD Voltage During Shorted Output.
$\mathrm{V}_{\mathrm{IN}}=921 \mathrm{VDC} \mathrm{V}_{\text {FWD(MAX })}=133 \mathrm{~V}$. Top: $\mathrm{V}_{\mathrm{FwD}}, 50 \mathrm{~V}, 5 \mathrm{~ms} / \mathrm{div}$. Bottom: Zoom @ $20 \mu \mathrm{~s} / \mathrm{div}$.

## 10 Thermal Performance

All measurements have been done at room ambient temperature after 1 hours of continuous operation.


SRFET
Figure 37 - 400 VDC 2.5 A Full Load. Temperature of INN3977CQ: $65^{\circ} \mathrm{C}$. Temperature of SR FET: $72^{\circ} \mathrm{C}$. Ambient Temperature: $25^{\circ} \mathrm{C}$.


Figure 38 - 800 VDC 2.5 A Full Load. Temperature of INN3977CQ: $102^{\circ} \mathrm{C}$. Temperature of SR FET: $88^{\circ} \mathrm{C}$. Ambient Temperature: $26^{\circ} \mathrm{C}$.


Figure 39-921 VDC 2.5 A Full tuau. Temperature of INN3977CQ: $113{ }^{\circ} \mathrm{C}$. Temperature of SR FET: $96^{\circ} \mathrm{C}$. Ambient Temperature: $25^{\circ} \mathrm{C}$.

### 10.1 Temperature vs. Output Power

| 400 VDC |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pout (W) | INN3977CQ ( ${ }^{\circ} \mathrm{C}$ ) | SR FET ( ${ }^{\circ} \mathrm{C}$ ) | TVS ( ${ }^{\circ} \mathrm{C}$ ) | STACKFET ( ${ }^{\circ} \mathrm{C}$ ) | AMB ( ${ }^{\circ} \mathrm{C}$ ) |
| 30.6 | 65 | 72 | 46 | 51 | 25 |
| 24.4 | 59 | 62 | 44 | 45 | 23 |
| 18.3 | 54 | 54 | 44 | 44 | 25 |
| 12.1 | 46 | 46 | 34 | 38 | 23 |
| 6.0 | 42 | 42 | 32 | 34 | 24 |


| 800 VDC |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{P}_{\text {Out }}(\mathbf{W})$ | INN3977CQ ( ${ }^{\circ} \mathbf{C}$ ) | SR FET $\left({ }^{\circ} \mathbf{C}\right)$ | TVS $\left({ }^{\circ} \mathbf{C}\right)$ | STACKFET $\left({ }^{\circ} \mathbf{C}\right)$ | AMB $\left({ }^{\circ} \mathbf{C}\right)$ |
| 30.6 | 102 | 88 | 79 | 74 | 26 |
| 24.3 | 93 | 76 | 68 | 67 | 25 |
| 18.1 | 82 | 65 | 61 | 62 | 24 |
| 12.1 | 73 | 53 | 50 | 58 | 24 |
| 6.0 | 63 | 45 | 46 | 50 | 24 |


| 921 VDC |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pout (W) $^{\text {INN3977CQ }\left({ }^{\circ} \mathbf{C}\right)}$ | SR FET $\left({ }^{\circ} \mathbf{C}\right)$ | TVS $\left({ }^{\circ} \mathbf{C}\right)$ | STACKFET $\left({ }^{\circ} \mathbf{C}\right)$ | AMB $\left({ }^{\circ} \mathbf{C}\right)$ |  |
| 30.6 | 113 | 96 | 85 | 79 | 25 |
| 24.1 | 100 | 80 | 75 | 70 | 25 |
| 18.1 | 88 | 65 | 65 | 65 | 25 |
| 12.1 | 78 | 57 | 60 | 59 | 25 |
| 6.0 | 68 | 46 | 49 | 54 | 23 |

### 10.2 Maximum Output Power vs, Ambient Temperature

(Based on $125^{\circ} \mathrm{C}$ junction temperature of INN3977CQ)


Figure 40 - Maximum Output Power vs. Ambient Temperature.

## 11 Revision History

| Date | Author | Revision | Description \& Changes | Reviewed |
| :---: | :---: | :---: | :--- | :---: |
| 04-Feb-20 | DK | 1.0 | Initial Release | Mktg \& Apps |
| $25-$ Mar-20 | DK | 1.1 | Updated Schematic, BOM and PCB with <br> D1. | Mktg \& Apps |
|  |  |  |  |  |

## For the latest updates, visit our website: www.power.com

Reference Designs are technical proposals concerning how to use Power Integrations' gate drivers in particular applications and/or with certain power modules. These proposals are "as is" and are not subject to any qualification process. The suitability, implementation and qualification are the sole responsibility of the end user. The statements, technical information and recommendations contained herein are believed to be accurate as of the date hereof. All parameters, numbers, values and other technical data included in the technical information were calculated and determined to our best knowledge in accordance with the relevant technical norms (if any). They may base on assumptions or operational conditions that do not necessarily apply in general. We exclude any representation or warranty, express or implied, in relation to the accuracy or completeness of the statements, technical information and recommendations contained herein. No responsibility is accepted for the accuracy or sufficiency of any of the statements, technical information, recommendations or opinions communicated and any liability for any direct, indirect or consequential loss or damage suffered by any person arising therefrom is expressly disclaimed.

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

## Patent Information

The products and applications illustrated herein (including transformer construction and circuits' external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.power.com/ip.htm.

Power Integrations, the Power Integrations logo, CAPZero, ChiPhy, CHY, DPA-Switch, EcoSmart, E-Shield, eSIP, eSOP, HiperPLC, HiperPFS, HiperTFS, InnoSwitch, Innovation in Power Conversion, InSOP, LinkSwitch, LinkZero, LYTSwitch, SENZero, TinySwitch, TOPSwitch, PI, PI Expert, PowiGaN, SCALE, SCALE-1, SCALE-2, SCALE-3 and SCALE-iDriver, are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2019, Power Integrations, Inc.

## Power Integrations Worldwide Sales Support Locations

## WORLD HEADQUARTERS

5245 Hellyer Avenue
San Jose, CA 95138, USA.
Main: +1-408-414-9200
Customer Service:
Worldwide: +1-65-635-64480
Americas: +1-408-414-9621
e-mail: usasales@power.com

## CHINA (SHANGHAI)

Rm 2410, Charity Plaza, No. 88, North Caoxi Road, Shanghai, PRC 200030
Phone: +86-21-6354-6323
e-mail: chinasales@power.com

## CHINA (SHENZHEN)

17/F, Hivac Building, No. 2, Keji Nan 8th Road, Nanshan District, Shenzhen, China, 518057
Phone: +86-755-8672-8689
e-mail: chinasales@power.com
GERMANY (AC-DC/LED Sales)
Einsteinring 24
85609 Dornach/Aschheim
Germany
Tel: +49-89-5527-39100
e-mail: eurosales@power.com
GERMANY (Gate Driver Sales)
HellwegForum 1
59469 Ense
Germany
Tel: +49-2938-64-39990
e-mail: igbt-driver.sales@
power.com

## INDIA

\#1, $14^{\text {th }}$ Main Road Vasanthanagar Bangalore-560052 India
Phone: +91-80-4113-8020
e-mail: indiasales@power.com

## ITALY

Via Milanese 20, $3^{\text {rd }}$. FI.
20099 Sesto San Giovanni (MI) Italy
Phone: +39-024-550-8701
e-mail: eurosales@power.com

## JAPAN

Yusen Shin-Yokohama 1-chome Bldg. 1-7-9, Shin-Yokohama, Kohoku-ku Yokohama-shi, Kanagawa 222-0033 Japan Phone: +81-45-471-1021
e-mail: japansales@power.com

## KOREA

RM 602, 6FL
Korea City Air Terminal B/D, 159-6
Samsung-Dong, Kangnam-Gu, Seoul, 135-728 Korea
Phone: +82-2-2016-6610
e-mail: koreasales@power.com

```
CODICO GmbH
Zwingenstrasse 6-8
2380 Perchtoldsdorf, Austria
Tel: +43 186 305-0
Fax: +43 186 305-5000
office@codico.com
www.codico.com
```


## SINGAPORE

51 Newton Road, \#19-01/05 Goldhill Plaza Singapore, 308900
Phone: +65-6358-2160
e-mail:
singaporesales@power.com

## TAIWAN

5F, No. 318, Nei Hu Rd., Sec. 1
Nei Hu District
Taipei 11493, Taiwan R.O.C.
Phone: +886-2-2659-4570
e-mail: taiwansales@power.com

UK
Building 5, Suite 21
The Westbrook Centre
Milton Road
Cambridge
CB4 1YG
Phone: +44 (0) 7823-557484
e-mail: eurosales@power.com

