

Mango system on module (SOM) is based on IPQ6000/IPQ6010 SoC from Qualcomm, which incorporates a powerful quad-core ARM Cortex A53 processor with NEON SIMD DSP extension for each core, ideal for Routers, Gateways and Access Points. It comes with a high-power dual-band concurrent radio supporting WIFI 6 (802.11ax) technology 2x2 MIMO. Two Ethernet SerDes to connect to external multi-GbE PHYs. Advanced power management for low active standby power consumption. SOM supports one USB3.0, USB2.0, PCIe 3.0, miscellaneous interfaces, which can be configured as general-purpose I/O pins and other. SoC has hardware NAT engine and high-end security features like crypto engine and others. The module is in a surface mountable form. Commercial temperature range: 0-65°C, industrial temperature range: -40-85°C.

Quick specs

- Wi-Fi 6 (802.11a/n/ac/ax) 5GHz with 2x2 MU-MiMo, 1021Mbps data-rate
- Wi-Fi 6 (802.11b/g/n/ac/ax) 2.4GHz with 2x2 MU-MiMo, 573,5Mbps data-rate
- MIPI DBI v2.0 type B display interface
- CPU – IPQ6000/IPQ6010 (1.2/1.8GHz)
- OpenWRT Linux flash image
- 22 dBm per chain RF output power
- Size – 38,3 by 61,7 mm
- Available interfaces:
64 x GPIO, 1 x PCIe 3.0, 1 x USB3.0, 1 x USB2.0, 2 x UART, 3 x SPI, 2 x I2C,
4 x PWM, 1 x JTAG, 2 x multi-GbE ethernet SerDes, 1 x SDIO3.0/eMMC,
PTA Coex and parallel for NAND flash memory and LCD controller

Table of Contents

1. Product Overview	3
1.1 Features	3
2. Block diagram	4
3. Module pinout and Pin description	5
4. Electrical characteristics	15
5. Power management	15
5.1. Power consumption	15
6. Radio characteristics	16
7. Mechanical characteristics	17
8. Design considerations	18
8.1. Ethernet interface	18
8.2. USB	18
8.3. Parallel NAND flash / LCD	19
8.4. SD/eMMC	19
8.5. PCIe	20
9. Thermal considerations	21
10. Development board	22
10.1 DVK dimensions	22
10.2 DVK interfaces	23
10.3 LEDs	24
10.4 BOOTSTRAP switch	25
10.5 DVK header pinout	25
10.6 GPIO header	26
10.7 DVK heatsink	27
11. Mango packaging and ordering info	28
12. Document Revision History	29

1. Features

1.1. Features


TABLE 1-1. MANGO FEATURES

Feature list		MAN_100 Mango	
Integrated core	Core type	IPQ6000/6010 ARM Cortex-A53	
	Core clock frequency	1.2/1.8GHz	
	Cache	512kB L2	
Memory	DRAM	DDR3L 512MB (up to 2GB)	
	NOR FLASH	32MB	
	NAND FLASH (external)	256MB (Up to 81GB)	
WIFI	IEEE 802.11 b/g/n/ac/ax 2x2 MU-MIMO 2.4GHz 20/40 MHz 1024 QAM	2412-2462MHz 22dBm	
	IEEE 802.11 a/n/ac/ax 2x2 MU-MIMO 5GHz 20/40/80 MHz 1024 QAM	5180-5800MHz 21dBm	
RF pin	RF signal is fed to 2 external module pins	2	
Display	LCD controller	1	
Peripherals	PCIe	PCIe 3.0	1
	USB	USB 3.0	1
		USB 2.0	1
	UART	Universal asynchronous receiver transmitter serial ports	1
	SPI	Serial peripheral interface port	2
	I2C	Inter-integrated circuit interfaces for peripheral de-vices	4
	GPIO	IN/OUT/INT	64
	PWM	Audio Pulse Width Modulation interface	4
	Parallel	For parallel NAND flash memory	1
	Ethernet	SerDes supports 6.25/5/3.125/1.25 Gbps Ethernet 5*1/4*1/2.5/1 GbE PHYs. PSGMII, QSGMII, SGMII/+	1
	Reset	Reset controlled via voltage monitor	1
SDIO3.0/eMMC	Secure Digital Input Output / Embedded Multi Media Card	1	

2. Block diagram

The following figure provides a basic overview of the MANGO module.

FIGURE 2-1. BLOCK DIAGRAM



3. Module pinout and Pin description

FIGURE 3-1. PIN ASSIGNMENTS



TABLE 3-1. I/O DESCRIPTION (PAD TYPE) PARAMETERS

Symbol	Description
AI	Analog input
AO	Analog output
GND	Ground
RF In/Out	RF input/output
I	Digital input signal
O	Digital output signal
IO	Digital bidirectional signal
Z	High-impedance

TABLE 3-2. POWER, GROUND AND RESET

Pin ID	Pin name	Type	Description
A83, A84, A85, B76, B77	3V3	I	3.3V digital power
A36, A39, A45, A49, B33, B36, B42, B45	3V3_RF	I	3.3V digital power for RF
A1, A2, A12, A24, A32, A34, A35, A37, A38, A40, A41, A42, A43, A44, A46, A47, A48, A50, A52, A76, A79, A82, A86, A87, A88, A97, A100, A102, B1, B18, B20, B30, B31, B32, B34, B35, B37, B38, B39, B40, B41, B43, B44, B46, B47, B55, B56, B58, B59, B60, B61, B62, B63, B64, B65, B66, B67, B68, B69, B72, B75, B78, B79, B90	GND	GND	Ground
A81	PBIN_N	I	Power off/on the device
B10	RESET_OUT_N	O	Reset output
A20	PMIC_RST_O	O	Hardware reset

TABLE 3-3. RADIO

Pin ID	Pin name	Type	Description
A51	TX0	RF In/Out	Signal line for antenna
A33	TX1	RF In/Out	Signal line for antenna

TABLE 3-4. USB 3.0

Pin ID	Pin name	Type	Description
B70	USB_0_D_P	AI, AO	USB HS data positive
A75	USB_0_D_N	AI, AO	USB HS data negative
B73	USB_0_SS_RX_P	AI	USB SS receive data positive
A78	USB_0_SS_RX_N	AI	USB SS receive data negative
A77	USB_0_SS_TX_P	AO	USB SS transmit data positive
B71	USB_0_SS_TX_N	AO	USB SS transmit data negative

TABLE 3-5. USB 2.0

Pin ID	Pin name	Type	Description
A80	USB_1_D_P	AI, AO	USB HS data positive
B74	USB_1_D_N	AI, AO	USB HS data negative

TABLE 3-6. PCIE GEN3

Pin ID	Pin name	Type	Description
A95	PCIE_W_DISABLE	IO	
B87	PCIE_CLK_REQn	IO	PCIe clock request
A96	PCIE_RSTn	I	PCIe reset
B88	PCIE_WAKE	I	PCIe wake
B89	PCIE_TX_N	AO	PCIe transmitter differential signal
A98	PCIE_TX_P	AO	
A99	PCIE_RX_P	AI	PCIe receiver differential signal
B91	PCIE_RX_N	AI	
B92	PCIE_REFCLK_N	AO	Reference clock
A101	PCIE_REFCLK_P	AO	

NOTE: These pins are NC on the commercial version of the module

TABLE 3-7. ETHERNET

Pin ID	Pin name	Type	Description
A74	CLK_50M_NAPA_P	AO	50 MHz differential output clock
A73	CLK_50M_NAPA_N	AO	
A72	USXGMII0_TX_P	I	Transmitter differential signal
A71	USXGMII0_TX_N	I	
A70	USXGMII0_RX_P	O	Receiver differential signal
A69	USXGMII0_RX_N	O	
A68	CLK_50M_NAPA2_P	AO	50 MHz differential output clock
A67	CLK_50M_NAPA2_N	AO	
A66	MDC	AO	MDIO interface clock
A65	MDIO	IO	Management data input/output
A64	USXGMII1_RX_N	I	Receiver differential signal
A63	USXGMII1_RX_P	I	
B57	CLK_25M_OUT	AO	25 MHz output clock
A62	USXGMII1_TX_N	O	Transmitter differential signal
A61	USXGMII1_TX_P	O	

TABLE 3-8. NAND

Pin ID	Pin name	Type	Description
B23	NAND_FLASH_ALE	IO	NAND controller ALE
A25	NAND_DATA_0	IO	NAND/Display controller data
B24	NAND_DATA_3	IO	NAND/Display controller data
A26	NAND_DATA_2	IO	NAND/Display controller data
B25	NAND_DATA_1	IO	NAND/Display controller data
A27	NAND_FLASH_CS	IO	NAND controller select
B26	NAND_FLASH_CLE	IO	NAND controller CLE. Boot up interface select
A28	NAND_DATA_7	IO	NAND/Display controller data
B27	NAND_DATA_6	IO	NAND/Display controller data
A29	NAND_DATA_5	IO	NAND/Display controller data
B28	NAND_DATA_4	IO	NAND/Display controller data
A30	NAND_FLASH_OE	IO	NAND/Display controller read enable
B29	NAND_FLASH_WE	IO	NAND/Display controller write enable
A31	NAND_FLASH_BUSY	IO	NAND controller busy input

TABLE 3-9. EMMC/SD

Pin ID	Pin name	Type	Description
B80	SD_MODE	I	eMMC/SD enable
A89	EMMC_DATA2	IO	Data2 for eMMC/SD
B81	EMMC_DATA3	IO	Data3 for eMMC/SD
A90	EMMC_CMD	IO	Command for eMMC/SD
B82	EMMC_CLK	IO	Clock for eMMC/SD
A91	EMMC_DATA0	IO	Data0 for eMMC/SD
B83	EMMC_DATA1	IO	Data1 for eMMC/SD
A92	SD_CARD_DETECT	I	SD card detect
B84	SD_WRITE_PROTECT	I	SD card write protection
A93	EMMC_DATA7	IO	Data7 only for eMMC
B85	EMMC_DATA6	IO	Data6 only for eMMC
A94	EMMC_DATA5	IO	Data5 only for eMMC
B86	EMMC_DATA4	IO	Data4 only for eMMC

TABLE 3-10. GPIO

Pad #	Pad Name	Voltage	Type	GPIO CFG. FUNC_SEL	Function	Description Functional description
B22	GPIO[0]	1.8 V	IO	0	GPIO_IN_OUT(0)	Configurable I/O
			I	1	QPIC_PAD_TE	LCDC TE, VSYNC
			I	2	WCI2_RXD(0)	input
A31	GPIO[1]	1.8 V	IO	0	GPIO_IN_OUT(1)	Configurable I/O
			I	1	QPIC_PAD_BUSY_N	NAND BUSY_NOT_READY input. Active low.
			O	2	MAC1_SA0(2)	Wi-Fi MAC1 smart antenna
A23	GPIO[2]	1.8V	IO	0	GPIO_IN_OUT(2)	Configurable I/O
			O	1	QPIC_PAD_LCD_RS_N	LCDC RESX, reset signal. Active low.
			O	2	WCI2_TXD(0)	Wi-Fi WCI 2.0 transmit data
B29	GPIO[3]	1.8 V	IO	0	GPIO_IN_OUT(3)	Configurable I/O
			O	1	QPIC_PAD_WE_N	NAND/LCDC write enable
			O	2	MAC0_SA0(1)	Wi-Fi MAC0 smart antenna
A30	GPIO[4]	1.8 V	IO	0	GPIO_IN_OUT(4)	Configurable I/O
			O	1	QPIC_PAD_OE_N	NAND/LCDC read enable
			O	2	MAC0_SA1(1)	Wi-Fi MAC0 smart antenna
B28	GPIO[5]	1.8 V	IO	0	GPIO_IN_OUT(5)	Configurable I/O
			O	1	QPIC_PAD_DAT(4)	NAND/LCDC data[4]
			O	2	MAC2_SA0(1)	Wi-Fi MAC2 smart antenna
A29	GPIO[6]	1.8 V	IO	0	GPIO_IN_OUT(6)	Configurable I/O
			O	1	QPIC_PAD_DAT(5)	NAND/LCDC data[5]
			O	2	MAC2_SA1(1)	Wi-Fi MAC2 smart antenna
B27	GPIO[7]	1.8 V	IO	0	GPIO_IN_OUT(7)	Configurable I/O
			O	1	QPIC_PAD_DAT(6)	NAND/LCDC data[6]
A28	GPIO[8]	1.8 V	IO	0	GPIO_IN_OUT(8)	Configurable I/O
			O	1	QPIC_PAD_DAT(7)	NAND/LCDC data[7]
B21	GPIO[9]	1.8 V	IO	0	GPIO_IN_OUT(9)	Configurable I/O
			O	1	QPIC_PAD_LCD_CS_N	LCD chip select
			O	3	CXC_CLK(0)	Wi-Fi WSI 1.0 clock
			O	4	MAC1_SA0(3)	Wi-Fi MAC1 smart antenna
B26	GPIO[10]	1.8 V	IO	0	GPIO_IN_OUT(10)	Configurable I/O
			O	1	QPIC_PAD_CLE_LB_N	NAND CLE/LCDC DCX. CLE is commend latch enable. Active high. DCX is data/commend. 1 is data, 0 is commend.
A27	GPIO[11]	1.8 V	IO	0	GPIO_IN_OUT(11)	Configurable I/O
			O	1	QPIC_PAD_NAND_CS_N	NAND chip select
			I	2	WCI2_RXD(2)	Wi-Fi WCI 2.0 receive data
			O	3	MAC1_SA1(2)	Wi-Fi MAC1 smart antenna
B25	GPIO[12]	1.8 V	IO	0	GPIO_IN_OUT(12)	Configurable I/O
			O	1	QPIC_PAD_DAT(1)	NAND/LCDC data[1]

Pad #	Pad Name	Voltage	Type	GPIO CFG. FUNC_SEL	Function	Description Functional description
A26	GPIO[13]	1.8 V	IO	0	GPIO_IN_OUT(13)	Configurable I/O
			O	1	QPIC_PAD_DAT(2)	NAND/LCDC data[2]
B24	GPIO[14]	1.8 V	IO	0	GPIO_IN_OUT(14)	Configurable I/O
			O	1	QPIC_PAD_DAT(3)	NAND/LCDC data[3]
A25	GPIO[15]	1.8 V	IO	0	GPIO_IN_OUT(15)	Configurable I/O
			O	1	QPIC_PAD_DAT(0)	NAND/LCDC data[0]
A22	GPIO[16]	1.8 V	IO	0	GPIO_IN_OUT(16)	Configurable I/O
			O	1	QPIC_PAD_DAT(8)	NAND/LCDC data[8]
			O	2	CXC_DATA(0)	Wi-Fi WSI 1.0 data
			O	3	MAC1_SA1(3)	Wi-Fi MAC1 smart antenna
B23	GPIO[17]	1.8 V	IO	0	GPIO_IN_OUT(17)	Configurable I/O
			O	1	QPIC_PAD_ALE_LB_N	NAND ALE. Active high.
			O	3	WCI2_TXD(2)	Wi-Fi WCI 2.0 transmit data
A19	GPIO[18]	1.8 V	IO	0	GPIO_IN_OUT(18)	Configurable I/O
			O	1	PWM0(0)	Audio Pulse Width Modulation interface 0
			I	3	WCI2_RXD(3)	Wi-Fi WCI 2.0 receive data
			O	4	MAC1_SA0(1)	Wi-Fi MAC1 smart antenna
B17	GPIO[19]	1.8 V	IO	0	GPIO_IN_OUT(19)	Configurable I/O
			O	1	PWM1(0)	Audio Pulse Width Modulation interface 1
			O	3	WCI2_TXD(3)	Wi-Fi WCI 2.0 transmit data
			O	4	MAC1_SA1(1)	Wi-Fi MAC1 smart antenna
A18	GPIO[20]	1.8 V	IO	0	GPIO_IN_OUT(20)	Configurable I/O
			O	1	PWM2(0)	Audio Pulse Width Modulation interface 2
B16	GPIO[21]	1.8 V	IO	0	GPIO_IN_OUT(21)	Configurable I/O
			O	1	PWM3(0)	Audio Pulse Width Modulation interface 3
A17	GPIO[22]	1.8 V	IO	0	GPIO_IN_OUT(22)	Configurable I/O
			O	3	PWM0(2)	Audio Pulse Width Modulation interface 0
B15	GPIO[23]	1.8 V	IO	0	GPIO_IN_OUT(23)	Configurable I/O
			O	2	PWM1(2)	Audio Pulse Width Modulation interface 1
A16	GPIO[24]	1.8 V	IO	0	GPIO_IN_OUT(24)	Configurable I/O
			O	2	PWM2(2)	Audio Pulse Width Modulation interface 2
B14	GPIO[25]	1.8 V	IO	0	GPIO_IN_OUT(25)	Configurable I/O
			O	2	PWM3(2)	Audio Pulse Width Modulation interface 3
A15	GPIO[26]	1.8 V	IO	0	GPIO_IN_OUT(26)	Configurable I/O
			O	2	PWM0(4)	Audio Pulse Width Modulation interface 0

Pad #	Pad Name	Voltage	Type	GPIO CFG. FUNC_SEL	Function	Description Functional description
B13	GPIO[27]	1.8 V	IO	0	GPIO_IN_OUT(27)	Configurable I/O
			O	2	PWM1(4)	Audio Pulse Width Modulation interface 1
A14	GPIO[28]	1.8 V	IO	0	GPIO_IN_OUT(28)	Configurable I/O
			O	2	PWM2(4)	Audio Pulse Width Modulation interface 2
B12	GPIO[29]	1.8 V	IO	0	GPIO_IN_OUT(29)	Configurable I/O
			O	3	PWM0(3)	Audio Pulse Width Modulation interface 0
A13	GPIO[30]	1.8 V	IO	0	GPIO_IN_OUT(30)	Configurable I/O
			O	2	PWM1(3)	Audio Pulse Width Modulation interface 1
B11	GPIO[31]	1.8 V	IO	0	GPIO_IN_OUT(31)	Configurable I/O
			O	2	PWM2(3)	Audio Pulse Width Modulation interface 2
A11	GPIO[32]	1.8 V	IO	0	GPIO_IN_OUT(32)	Configurable I/O
			O	2	PWM3(3)	Audio Pulse Width Modulation interface 3
B9	GPIO[33]	1.8 V	IO	0	GPIO_IN_OUT(33)	Configurable I/O
A10	GPIO[34]	1.8 V	IO	0	GPIO_IN_OUT(34)	Configurable I/O
			O	2	MAC1_SA0(0)	Wi-Fi MAC1 smart antenna
			O	3	MAC0_SA0(0)	Wi-Fi MAC0 smart antenna
B7	GPIO[35]	1.8 V	IO	0	GPIO_IN_OUT(35)	Configurable I/O
			O	2	MAC1_SA1(0)	Wi-Fi MAC1 smart antenna
			O	3	MAC0_SA1(0)	Wi-Fi MAC0 smart antenna
A9	GPIO[36]	1.8 V	IO	0	GPIO_IN_OUT(36)	Configurable I/O
			O	2	MAC2_SA0(0)	Wi-Fi MAC2 smart antenna
B8	GPIO[37]	1.8 V	IO	0	GPIO_IN_OUT(37)	Configurable I/O
			O	2	MAC2_SA1(0)	Wi-Fi MAC2 smart antenna
B4	GPIO[42]	1.8 V	IO	0	GPIO_IN_OUT(42)	Configurable I/O
			O	1	BLSP2_UART_RFR_N	UART2 ready for receiving
			O	2	BLSP2_I2C_SCL	I ² C clock
			O	3	BLSP2_SPI_CLK	SPI2 clock
A6	GPIO[43]	1.8 V	IO	0	GPIO_IN_OUT(43)	Configurable I/O
			I	1	BLSP2_UART_CTS_N	UART2 clear to send
			O	2	BLSP2_I2C_SDA	I ² C data
			O	3	BLSP2_SPI_CS_N	SPI2 chip select
A21	GPIO[44]	1.8 V	I	1	BLSP2_UART_RX	UART2 receive serial data
			IO	2	BLSP2_SPI_MISO	SPI2 master-in slave-out data
			IO	0	GPIO_IN_OUT(45)	Configurable I/O
B19	GPIO[45]	1.8V	O	1	BLSP2_UART_TX	UART2 transmit serial data
			O	2	BLSP2_SPI_MOSI	SPI2 master-out slave-in data

Pad #	Pad Name	Voltage	Type	GPIO CFG. FUNC_SEL	Function	Description Functional description
A60	GPIO[49]	1.8 V	IO	0	GPIO_IN_OUT(49)	Configurable I/O
			O	1	BLSP5_UART_TX	UART5 transmit serial data
A8	GPIO[50]	1.8 V	IO	0	GPIO_IN_OUT(50)	Configurable I/O
			O	1	PWM0(1)	Audio Pulse Width Modulation interface 0
			O	2	GP0_CLK(1)	General Purpose clock
B6	GPIO[51]	1.8 V	IO	0	GPIO_IN_OUT(51)	Configurable I/O
			I	1	PTA1_1	Wi-Fi Co-exist PTA 1
			O	2	PWM1(1)	Audio Pulse Width Modulation interface 1
			O	3	GP1_CLK(1)	General Purpose clock
			I	4	RX_LOS(1)	Ethernet Loss of Signal
A7	GPIO[52]	1.8 V	IO	0	GPIO_IN_OUT(52)	Configurable I/O
			O	1	PTA1_2	Wi-Fi Co-exist PTA 1
			O	2	PWM2(1)	Audio Pulse Width Modulation interface 2
			O	3	GP2_CLK(1)	General Purpose clock
B5	GPIO[53]	1.8 V	IO	0	GPIO_IN_OUT(53)	Configurable I/O
			I	1	PTA1_0	Wi-Fi Co-exist PTA 1
			O	2	PWM3(1)	Audio Pulse Width Modulation interface 3
A5	GPIO[54]	1.8 V	IO	0	GPIO_IN_OUT(54)	Configurable I/O
B3	GPIO[55]	1.8 V	IO	0	GPIO_IN_OUT(55)	Configurable I/O
			O	1	BLSP4_UART_RFR_N	UART4 ready for receiving
			O	2	BLSP4_I2C_SCL	I ² C4 clock
			O	3	BLSP4_SPI_CLK	SPI4 clock
A4	GPIO[56]	1.8 V	IO	0	GPIO_IN_OUT(56)	Configurable I/O
			I	1	BLSP4_UART_CTS_N	UART4 clear to send
			O	2	BLSP4_I2C_SDA	I ² C4 data
			O	3	BLSP4_SPI_CS_N	SPI4 chip select
B2	GPIO[57]	1.8 V	IO	0	GPIO_IN_OUT(57)	Configurable I/O
			I	1	BLSP4_UART_RX	UART4 receive serial data
			IO	2	BLSP4_SPI_MISO	SPI4 master-in slave- out data
A3	GPIO[58]	1.8 V	IO	0	GPIO_IN_OUT(58)	Configurable I/O
			O	1	BLSP4_UART_TX	UART4 transmit serial data
			O	2	BLSP4_SPI_MOSI	SPI4 master-out slave- in data
B54	GPIO[66]	1.8 V	IO	0	GPIO_IN_OUT(66)	Configurable I/O
			I	1	PTA2_0	Wi-Fi Co-exist PTA 2
			I	2	WCI2_RXD(1)	Wi-Fi WCI 2.0 transmit data
			O	3	CXC_CLK(1)	Wi-Fi WSI 1.0 clock

Pad #	Pad Name	Voltage	Type	GPIO CFG. FUNC_SEL	Function	Description Functional description
A59	GPIO[67]	1.8 V	IO	0	GPIO_IN_OUT(67)	Configurable I/O
			I	1	PTA2_1	Wi-Fi Co-exist PTA 2
B53	GPIO[68]	1.8 V	IO	0	GPIO_IN_OUT(68)	Configurable I/O
			O	1	PTA2_2	Wi-Fi Co-exist PTA 2
			O	2	WCI2_TXD(1)	Wi-Fi WCI 2.0 transmit data
			O	3	CXC_DATA(1)	Wi-Fi WSI 1.0 data
A58	GPIO[69]	1.8 V	IO	0	GPIO_IN_OUT(69)	Configurable I/O
			O	1	BLSP1_UART_RFR_N	UART1 ready for receiving
			O	2	BLSP1_I2C_SCL	I ² C1 clock
			O	3	BLSP1_SPI_CLK	SPI1 clock
B52	GPIO[70]	1.8 V	IO	0	GPIO_IN_OUT(70)	Configurable I/O
			I	1	BLSP1_UART_CTS_N	UART1 clear to send
			O	2	BLSP1_I2C_SDA	I ² C1 data
			O	3	BLSP1_SPI_CS_N	SPI1 chip select
A57	GPIO[71]	1.8 V	IO	0	GPIO_IN_OUT(71)	Configurable I/O
			I	1	BLSP1_UART_RX	UART1 receive serial data
			IO	2	BLSP1_SPI_MISO	SPI1 master-in slave- out data
B51	GPIO[72]	1.8 V	IO	0	GPIO_IN_OUT(72)	Configurable I/O
			O	1	BLSP1_UART_TX	UART1 transmit serial data
			O	2	BLSP1_SPI_MOSI	SPI1 master-out slave- in data
A56	GPIO[73]	1.8 V	IO	0	GPIO_IN_OUT(73)	Configurable I/O
			O	1	BLSP3_UART_RFR_N	UART3 ready for receiving
			O	2	BLSP3_I2C_SCL	I ² C3 clock
			O	3	BLSP3_SPI_CLK	SPI3 clock
B50	GPIO[74]	1.8 V	IO	0	GPIO_IN_OUT(74)	Configurable I/O
			I	1	BLSP3_UART_CTS_N	UART3 clear to send
			O	2	BLSP3_I2C_SDA	I ² C3 data
			O	3	BLSP3_SPI_CS_N	SPI3 chip select
A55	GPIO[75]	1.8 V	IO	0	GPIO_IN_OUT(75)	Configurable I/O
			I	1	BLSP3_UART_RX	UART3 receive serial data
			IO	2	BLSP3_SPI_MISO	SPI3 master-in slave- out data
B49	GPIO[76]	1.8 V	IO	0	GPIO_IN_OUT(76)	Configurable I/O
			O	1	BLSP3_UART_TX	UART3 transmit serial data
			O	2	BLSP3_SPI_MOSI	SPI3 master-out slave- in data
A54	GPIO[77]	1.8 V	IO	0	GPIO_IN_OUT(77)	Configurable I/O
			Z	1	BLSP3_SPI_CS1_N	SPI3 additional CS[1]
B48	GPIO[78]	1.8 V	IO	0	GPIO_IN_OUT(78)	Configurable I/O
			Z	1	BLSP3_SPI_CS2_N	SPI3 additional CS[2]
A53	GPIO[79]	1.8 V	IO	0	GPIO_IN_OUT(79)	Configurable I/O
			Z	1	BLSP3_SPI_CS3_N	SPI3 additional CS[3]

TABLE 3-11. PIN STATUS ON BOOT

Pin #	Pin name and/or function	Pin name or alt function	Voltage	Internal Pull-down(PD)/ Pull-up(PU)	Type	Description
A23	BOOT_CONFIG[0]	GPIO_2	1.8 V	PD	I	Auth enable: 0: No auth 1: Auth is required
B29	BOOT_CONFIG[1]	GPIO_3	1.8 V	PD	I	Fast boot (boot interface select): 000: SPI-NOR 001: eMMC 010: Para NAND 011: USB 2.0 100: SPI-NOR-GPT
B26	BOOT_CONFIG[2]	GPIO_10	1.8 V	PD	I	
B23	BOOT_CONFIG[3]	GPIO_17	1.8 V	PD	I	
B16	BOOT_CONFIG[4]	GPIO_21	1.8 V	PD	I	Hash in fuse (SW use only) 0: PK hash is stored in boot ROM 1: PK hash is stored in OTP
B17	BOOT_CONFIG[5]	GPIO_19	1.8 V	PU	I	Boot from ROM: 0: boot from code ram 1: boot from rom
A18	BOOT_CONFIG[6]	GPIO_20	1.8 V	PD	I	Boot ROM boot speed: 00: Uniphy CMN clock - 24MHz 01: GPLLO- 200MHz 10: GPLLO- 400MHz 11: GPLLO- 800MHz
A60	BOOT_CONFIG[7]	GPIO_49	1.8 V	PD	I	
A8	BOOT_CONFIG[8]	GPIO_50	1.8 V	PD	I	IMAGE_ENCRYPTION_ENABLE 0: UIE Disable 1: UIE Enable
A7	BOOT_CONFIG[9]	GPIO_52	1.8 V	PD	I	watchdog_enable 0: watchdog enable. 1: watchdog disable (Default)
A5	BOOT_CONFIG[10]	GPIO_54	1.8 V	PD	I	Use Serial Num: 0: Use Serial Num 1: Use OEM ID
A66	BOOT_CONFIG[11]	GPIO_64	1.8 V	PD	I	Board Type[2:0] detect the board and autoloading the Configuration data table 000: CP01 001: CP02 010: CP03
B13	BOOT_CONFIG[12]	GPIO_27	1.8 V	PU	I	
B14	BOOT_CONFIG[13]	GPIO_28	1.8 V	PD	I	
A15	forced_usb_boot	GPIO_26	1.8 V	PD	I	0: Not force boot from USB 1: Force boot from USB

NOTE: These pins are for boot configuration, use them cautiously.

4. Electrical characteristics

TABLE 4-1. POWER SUPPLY DC CHARACTERISTICS

Symbol	Parameter	Minimum	Typical	Maximum	Units
DVDD33	3.3V Supply Voltage	3.13	3.3	3.46	V

TABLE 4-2. TEMPERATURE LIMIT RATINGS

Parameter	Minimum	Maximum	Units
Storage Temperature (Commercial)	-40	+70	°C
Storage Temperature (Industrial)	-40	+90	°C
Commercial Operating Temperature	0	+65	°C
Industrial Operating Temperature	-40	+85	°C
Humidity	10	90	%RH
Storage humidity	5	90	%RH

5. Power management

5.1. Power consumption

TABLE 5-1. POWER CONSUMPTION

DBS			Voltage V	Current A	Total power in W
TX	2x2	MCS0	TBD	TBD	TBD
		MCS11	TBD	TBD	TBD
RX	2x2	MCS0	TBD	TBD	TBD
		MCS11	TBD	TBD	TBD

6. Radio characteristics

2.4GHz 802.11n/ac 20MHz

	MCS 0	MCS 1	MCS 2	MCS 3	MCS 4	MCS 5	MCS 6	MCS 7	MCS 8
Data rate (Mbps)	14.4	28.9	43.3	57.8	86.7	115.6	130	144.4	173.3
TX power (dBm)									
RX sensitivity (dBm)									

2.4 GHz 802.11n/ac 40MHz

	MCS 0	MCS 1	MCS 2	MCS 3	MCS 4	MCS 5	MCS 6	MCS 7	MCS 8	MCS 9
Data rate (Mbps)	30	60	90	120	180	240	270	300	360	400
TX power (dBm)										
RX sensitivity (dBm)										

2.4 GHz 802.11ax 40 MHz

	MCS 0	MCS 1	MCS 2	MCS 3	MCS 4	MCS 5	MCS 6	MCS 7	MCS 8	MCS 9	MCS 10	MCS 11
Data rate (Mbps)	34.4	68.8	103.2	137.6	206.5	275.3	309.7	344.1	412.9	458.8	516.2	573.5
TX power (dBm)												
RX sensitivity (dBm)												

5GHz 802.11n/ac 20MHz

	MCS 0	MCS 1	MCS 2	MCS 3	MCS 4	MCS 5	MCS 6	MCS 7	MCS 8
Data rate (Mbps)	14.4	28.9	43.3	57.8	86.7	115.6	130	144.4	173.3
TX power (dBm)									
RX sensitivity (dBm)									

5GHz 802.11n/ac 40MHz

	MCS 0	MCS 1	MCS 2	MCS 3	MCS 4	MCS 5	MCS 6	MCS 7	MCS 8	MCS 9
Data rate (Mbps)	30	60	90	120	180	240	270	300	360	400
TX power (dBm)										
RX sensitivity (dBm)										


5GHz 802.11ac 80MHz

	MCS 0	MCS 1	MCS 2	MCS 3	MCS 4	MCS 5	MCS 6	MCS 7	MCS 8	MCS 9
Data rate (Mbps)	65	130	195	260	390	520	585	650	780	866.7
TX power (dBm)										
RX sensitivity (dBm)										




5GHz 802.11ax 80 MHz

	MCS 0	MCS 1	MCS 2	MCS 3	MCS 4	MCS 5	MCS 6	MCS 7	MCS 8	MCS 9	MCS 10	MCS 11
Data rate (Mbps)	72.1	144.1	216.2	288.2	432.4	576.5	648.5	720.6	864.7	960.8	1080.9	1201
TX power (dBm)												
RX sensitivity (dBm)												

7. Mechanical characteristics



PCB footprint



8. Design considerations

8.1. Ethernet interface

ETHERNET DESIGN GUIDELINES:

Category	Guidelines/Remarks
Groups	USXGMII[0..1]_TX_P, USXGMII[0..1]_RX_P, USXGMII[0..1]_TX_N, USXGMII[0..1]_RX_N
Route type	Differential pair, 100 Ohm impedance
Length	< 1.5 in., try to route as short as possible
Length match within pair	+/-5 mils
Length match across pairs	There is no requirement to length match the Tx and Rx pairs
Spacing requirements	3 W spacing between pairs and to other signals
Vias/layer transitions	Minimize layer transitions; where necessary limit to 2 vias per signal trace. Provide return vias interconnecting the GNDs in the immediate vicinity of signal vias
Other	Each pair needs magnetic module (or combo module for all pairs) between PHY and Ethernet port

8.2. USB

USB 3.0 DESIGN GUIDELINES:

Category	Guidelines/Remarks
Groups	USB_0_RX_P, USB_0_RX_N, USB_0_TX_P, USB_0_TX_N, USB_[0..1]_D_P, USB_[0..1]_D_N
USB_RXP, USB_RXN	Differential pair, 90 Ohm impedance for the super speed pairs according to USB3.0 specification
Route type	Ensure continuous and unbroken return path without voids. Differential pair, 90 Ohm impedance for the super speed pairs according to USB3.0 specification
Return path	Ensure continuous and unbroken return path without voids
Length	< 5 in.
Length match within pair	+/- 5 mils
Length match across pairs	There is no requirement to length match the Tx and Rx pairs
Spacing requirements	3 W spacing between pairs and to other signals
Vias/layer transitions	Avoid layer transitions and vias
AC coupling	Use 0.1 uF capacitors on each signal line of the Tx pair from Mango module; place them symmetrically at the same point on the pair
Other	Clear the GND pour under the signal pads of the connector where SMD connectors are used

8.3. Parallel NAND flash / LCD

NAND FLASH DESIGN GUIDELINES:

Category	Guidelines/Remarks
Signal/group	NAND_CS_N NAND_CLE_N NAND_ALE_N NAND_WE_N NAND_OE_N NAND_BUSY_N NAND_DATA_[7:0]
Route type	Single-ended
Return path	Ensure continuous and unbroken return path without voids
Length	< 5 in.
Length match	200 mils within group, 400 mils across groups
Spacing requirements	2 W spacing to other signals
GND shielding	Not required
Vias/layer transitions	Vias are acceptable
Voltage	3.3 V
Decoupling and power layout	Follow best design practices and provide decoupling close to the SDIO device. Allocate one 0201 decap per pin and locate it close to the pin. A bulk capacitor in the order of 1 MF or more is advised for the device.
Other	Some NAND controller output lines are used at power-up to sense boot configuration straps. Take care to minimize stubs in the path. A 10K pull-up is recommended on the NAND_CS signal at flash device

8.4. SD/eMMC

SDIO DESIGN GUIDELINES:

Category	Guidelines/Remarks
Signal/group	CARD_DETECT eMMC_CMD eMMC_CLK eMMC_DATA[7:0]
Route type	Single-ended 50 Ohm impedance
Return path	Ensure continuous and unbroken return path without voids
Length	< 4.5 in.
Length match	10 mils within group
Spacing requirements	2 W spacing to other signals
GND shielding	Not required
Vias/layer transitions	Vias are acceptable
Voltage	1.8 V / 3.3 V auto change according to SD card If configured as eMMC interface, it is fixed 1.8 V
Decoupling and power layout	<ul style="list-style-type: none"> Follow best design practices and provide decoupling close to the SDIO device. Allocate one 0201 decap per pin and locate it close to the pin A bulk capacitor in the order of 1 MF or more is advised for the device
Other	Pay attention to SDIO_CLK, add 22 Ohm damping resistor and 5 pF paralleled cap to GND

8.5. PCIe

PCIe DESIGN GUIDELINES FOR DATA SIGNALS:

Category	Guidelines/Remarks
Signal/group	PCIE_TXP, PCIE_TXN PCIE_RXP, PCIE_RXN
Route type	Differential pair 100 Ohm impedance
Return path	Ensure continuous and unbroken return path without voids
Length	< 5 in.
Length match within pair	+/- 5mils
Length match across pairs	There is no requirement to length match the Tx and Rx pairs
Spacing requirements	3 W spacing between pairs and other signals after the breakout from module
GND shielding	Provide GND shield at 3 W spacing away from the signal pairs. The GND shape must be stitched to the main GND in inner layers with vias at regular intervals of 100 mils
Vias/layer transitions	Avoid layer transitions
AC coupling	There are already 0.1 uF capacitors on each signal line of the Tx pair on the module; No additional coupling is needed
Voltage	The voltage rails for the PCIe interface are implemented with filters for the PLL (AVDDPLL_PCIE) and the I/O (AVDD) rails
Other	Clear the GND pour under the paired signal pads of the connector where SMD connectors are used

PCIe DESIGN GUIDELINES FOR REFCLK:

Category	Guidelines/Remarks
Signal/group	PCIE_CLK_M, PCIE_CLK_P
Route type	Differential pair 100 Ohm impedance
Return path	Ensure continuous and unbroken return path without voids
Length	< 5 in.
Length match within pair	+/- 5 mils
Length match across pairs	There is no specific requirements to match lengths across different REFCLK pairs
Spacing requirements	3 W spacing between pairs and to other signals after the breakout from the module
GND shielding	Minimize layer transitions. Where necessary, limit to 2 vias per signal trace. Provide return vias interconnecting the GNDs in the immediate vicinity of the signal vias. These vias should form a symmetric GSSG pattern and recommend clearing an oblong void at this transition point through layers
AC coupling	Should not be used. The REFCLK must be DC connected to the loads

9. Thermal considerations

Thermal flow equals GND current flow

- Greater copper cross section
- More heat flow, more current flow through Via and GND structure

Vertical copper cross section


- Move the heat to other layers
- Internal layers conduct heat horizontally

Horizontal copper cross section


- Avoid fence of non-GND vias (reduce horizontal copper)
- Opening the solder mask in the top and bottom layers beneath the heat parts is the better way of radiating heat
- Also to have maximum GND copper possible with vertical copper (vias) to move heat from inner layers

10. Development board

10.1. DVK dimensions





10.2. DVK interfaces




- | | |
|---|--|
| <ol style="list-style-type: none"> 1. UART header 2. GPIO header 3. Boot configuration switch 4. USB 3.0 interface 5. DC power inout 9-60V 6. 2.5 Gbps Ethernet interface + POE passive 24-48V 7. SFP Port 8. 2 x 1Gbps Ethernet interface 9. WiFi antenna 1 and U.FL connector for external antenna | <ol style="list-style-type: none"> 10. WiFi antenna 2 and U.FL connector for external antenna 11. SD card socket 12. EMMC module socket 13. mPCIe socket with PCIe3.0, USB2.0 interfaces 14. Programmable button (GPIO79) 15. Reset button 16. LEDs 17. Mounting holes |
|---|--|

10.3. LEDs




10.4. BOOTSTRAP switch



Config	1 (B23)	2(B26)	3(B29)	4(A15)	5(A60)	6(B80)
Boot from SPI NOR Default	OFF	OFF	OFF	OFF	NA	NA
Boot from eMMC	ON	OFF	OFF	OFF	NA	NA
Boot from NAND	OFF	ON	OFF	OFF	NA	NA
Boot from USB	ON	ON	OFF	OFF	NA	NA
Force boot from USB	ON	ON	OFF	ON	NA	NA
Boot from SPI_NOR_GPT	OFF	OFF	ON	OFF	NA	NA
Enable SFP interface	NA	NA	NA	NA	ON	NA
Enable 2.5 Gbps ETH inter-face	NA	NA	NA	NA	OFF	NA
Enable eMMC interface	NA	NA	NA	NA	NA	ON


10.5. UART header

J18






10.6. GPIO HEADER

J6



10.7. DVK heatsink



12. Mango packaging and ordering info

Mango modules are packed into trays. Each tray fits 16 modules. Every 5 trays are vacuum sealed and one standard packaging box contains 400 modules.

FIGURE 12-1. MANGO TRAY DIMENSIONS




FIGURE 12-2. STANDARD PACKAGING BOX DIMENSIONS




TABLE 12-3. ORDERING PART NUMBERS

Mango	Mango module, commercial temperature range 0°C to 65°C, IPQ 6000 SoC
Mango-I	Mango-I module, industrial temperature range -40°C to 85°C, IPQ 6010 SoC
Mango-DVK	Development kit, based on Mango-I module, IPQ 6010 SoC

12. Document Revision History

Revision	Revision Date	Description
v1.0	09-11-2020	Initial release