



Giantplus
Technology



Preliminary specification of LCD Module

Product No.: **GPG12063YN4**

Issue date: 02/05/28

Giantplus Technology Co., LTD



TABLE OF CONTENTS

1. GENERAL DESCRIPTION.....	2
2. FEATURES.....	2
3. MECHANICAL SPECIFICATION.....	2
4. MECHANICAL DIMENSION.....	3
5. MAXIMUM RATINGS.....	4
6. ELECTRICAL CHARACTERISTICS.....	4
7. MODULE FUNCTION DESCRIPTION.....	5
8. ELECTRO-OPTICAL CHARACTERISTICS	17



1. GENERAL DESCRIPTION

The GPG12063YN4 is a 128x64 dot-matrix LCD module. It has a STN panel composed of 128 segments and 64 commons. The LCM can be easily accessed by microcontroller via interface.

2. FEATURES


Display Mode	Reflective and positive type Yellow Mode STN LCD
Display Format	Graphic 128 x 64 Dot-matrix
Input Data	68/80 or series data input from MPU
Multiplexing Ratio	1/64 Duty
Viewing Direction	6 O'clock
Backlight	No Backlight

3. MECHANICAL SPECIFICATION

Item	Specifications	Unit
Dimensional outline	71(W) x77.H) x2.7(D) (Include component of FPC)	mm
Resolution	128x64	dots
Active area	58.84(W)x35.79(H)	mm
Dots pitch	0.46(W)x0.56(H)	mm
Dots size	0.42(W)x0.51(H)	mm



4. MECHANICAL DIMENSION



5. MAXIMUM RATINGS

Item	Symbol	Min	Max	Unit	Note
Supply voltage	V_{DD}	-0.3	7.0	V	
	V_{LCD}	-12	0.3	V	
Input Voltage	V_{IN}	-0.3	$V_{DD}+0.3$	V	
Operating temperature	T_{OPR}	0	50		
Storage temperature	T_{STR}	-10	60		1
Humidity	-	-	90	%RH	2

6. ELECTRICAL CHARACTERISTICS

Item		Symbol	Condition	Min.	Typ.	Max.	Unit
Supply Voltage	Logic	V_{DD}	-	3.3		5	V
Input Voltage	H level	V_{IH}	-	$0.7V_{DD}$	-	V_{DD}	V
	L level	V_{IL}		V_{SS}	-	$0.3V_{DD}$	
Current Consumption		I_{DD}	With internal V_{LCD} generation; $V_{DD}=3.3V$; $V_{LCD}=9.0V$; $f_{sclk}=0$; $T_{amb}=25$; 4x charge pump	-	1.0	1.5	mA
LCD Driving Voltage		V_{LCD}	Bias=1/9	8.7	9.0	9.3	V

Note:

1. The internal resistor ratio is set to 00100100B
2. The Electronic volume register is set to 00011000B
3. V_{LCD} has $\pm 3\%$ tolerance , so it can be adjustable by setting two parameters.



7. MODULE FUNCTION DESCRIPTION


7.1. PIN DESCRIPTION

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1.	/CS1	CHIP SELECT	16.	VOUT	DC/DC VOLTAGE CONVERTER
2.	/RES	RESET SIGNAL	17.	CAP3-	
3.	A0	DATA/COMMAND SELECT	18.	CAP1+	
4.	R/W	READ/WRITE SIGNAL FOR 6800 MPU	19.	CAP1-	
	WR	WRITE SIGNAL FOR 8080 MPU			
5.	EP	ENABLE CLOCK FOR 6800 MPU	20.	CAP2-	
	/RD	READ SIGNAL FOR 8080 MPU			
6.	DB0	8-BITS DATA BUS LINES	21.	CAP2+	
7.	DB1		22.	V1	POWER SUPPLY FOR LCD
8.	DB2		23.	V2	
9.	DB3		24.	V3	
10.	DB4		25.	V4	
11.	DB5		26.	V5	
12.	DB6	8-BITS DATA BUS LINES	27.	VR	OUT VOLTAGE REGULAR TERMINAL
	SCL	SERIAL CLOCK INPUT			
13	DB7	8-BITS DATA BUS LINES	28.	C86	C86="H": 6800 MPU SERIES C86="L": 8080 MPU SERIES
	SI	SERIAL DATA INPUT			
14	VDD	POWER SUPPLY (LOGIC)	29.	PS	PS="H": PARALLEL PS="L": SERIAL
15	VSS	POWER SUPPLY (GND)	30.	/IRS	IRS="H": USE INTERNAL RESISTOR IRS="L": NOT USE INTERNAL RESISTOR



7.2. TIMING CHARACTERISTICS

1.SYSTEM BUS READ/WRITE CHARACTERISTIC (6800 SERIES MPU)



(VDD = 4.5V to 5.5V, T_A = -40 to 85°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	AOP	t_{ahb}		0	-	ns
Address setup time	AOP	t_{aws}		0	-	ns
System cycle time	AOP	t_{cycle}		166	-	ns
Data setup time	DB7 - 0	t_{dse}	$C_L = 100 \text{ pF}$	30	-	ns
Data hold time		t_{dhs}		10	-	ns
Access time		t_{accs}		-	70	ns
Output disable time		t_{ohs}		10	50	ns
Enable H pulse time	Read	E	t_{ewhr}	70	-	ns
	Write	E	t_{ewhw}	30	-	ns
Enable L pulse time	Read	E	t_{ewlr}	30	-	ns
	Write	E	t_{ewlw}	30	-	ns



(VDD = 2.7V to 4.5V, T_A = -40 to 85°C)

Item	Signal	Symbol	Condition	Rating		Units	
				Min.	Max.		
Address hold time	A0P	t _{AHS}		0	-	ns	
Address setup time	A0P	t _{AWSS}		0	-	ns	
System cycle time	A0P	t _{CYCS}		300	-	ns	
Data setup time	DB7 - 0	t _{DSS}	C _L = 100 pF	40	-	ns	
Data hold time		t _{DHS}		15	-	ns	
Access time		t _{ACCS}		-	140	ns	
Output disable time		t _{ODS}		10	100	ns	
Enable H pulse time	Read	EP		t _{EWHR}	120	-	ns
	Write			t _{EWWR}	80	-	ns
Enable L pulse time	Read	EP		t _{EWLR}	60	-	ns
	Write			t _{EWWR}	60	-	ns

(VDD = 2.4V to 2.7V, T_A = -40 to 85°C)

Item	Signal	Symbol	Condition	Rating		Units	
				Min.	Max.		
Address hold time	A0P	t _{AHS}		0	-	ns	
Address setup time	A0P	t _{AWSS}		0	-	ns	
System cycle time	A0P	t _{CYCS}		1000	-	ns	
Data setup time	DB7 - 0	t _{DSS}	C _L = 100 pF	80	-	ns	
Data hold time		t _{DHS}		30	-	ns	
Access time		t _{ACCS}		-	280	ns	
Output disable time		t _{ODS}		10	120	ns	
Enable H pulse time	Read	EP		t _{EWHR}	240	-	ns
	Write			t _{EWWR}	120	-	ns
Enable L pulse time	Read	EP		t _{EWLR}	120	-	ns
	Write			t _{EWWR}	120	-	ns


Note1: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr + tf) = (t_{CYCS} - t_{EWHR} - t_{EWWR}) for (tr + tf) = (t_{CYCS} - t_{EWLR} - t_{EWWR}) are specified.

Note2: All timing is specified using 20% and 80% of VDD as the reference.

Note3: t_{EWLR} and t_{EWWR} are specified as the overlap between CS1 being 'L' (CS2 = 'H') and E.



2.SYSTEM BUS READ/WRITE CHARACTERISTIC (8080 SERIES MPU)



(VDD = 4.5V to 5.5V, T_A = 25 °C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	A0P	t _{AHS}		0	-	ns
Address setup time	A0P	t _{WAS}		0	-	ns
System cycle time	A0P	t _{CYC}		166	-	ns
Control L pulse width (\overline{WR})	\overline{WR}	t _{CCLW}		30	-	ns
Control L pulse width (\overline{RD})	\overline{RD}	t _{CCLR}		70	-	ns
Control H pulse width (\overline{WR})	\overline{WR}	t _{CCHW}		30	-	ns
Control H pulse width (\overline{RD})	\overline{RD}	t _{CCHR}		30	-	ns
Data setup time	DB7 - 0	t _{DS}		30	-	ns
Address hold time		t _{OHS}		10	-	ns
RD access time		t _{ACS}	C _L = 100pF	-	70	ns
Output disable time		t _{OHS}		5.0	50	ns



(VDD = 2.7V to 4.5V, T_A = 25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	A0P	t _{AH}		0	-	ns
Address setup time		t _{AS}		0	-	ns
System cycle time	A0P	t _{CYCL}		300	-	ns
Control L pulse width (<u>WR</u>)	<u>WR</u>	t _{COLW}		60	-	ns
Control L pulse width (<u>RD</u>)	<u>RD</u>	t _{COLR}		120	-	ns
Control H pulse width (<u>WR</u>)	<u>WR</u>	t _{CHW}		60	-	ns
Control H pulse width (<u>RD</u>)	<u>RD</u>	t _{CHR}		60	-	ns
Data setup time	DB7 - 0	t _{DS}		40	-	ns
Address hold time		t _{HS}		15	-	ns
RD access time		t _{ACC}	C _L = 100pF	-	140	ns
Output disable time		t _{OH}		10	100	ns

(VDD = 2.4V to 2.7V, T_A = 25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Address hold time	A0P	t _{AH}		0	-	ns
Address setup time		t _{AS}		0	-	ns
System cycle time	A0P	t _{CYCL}		1000	-	ns
Control L pulse width (<u>WR</u>)	<u>WR</u>	t _{COLW}		120	-	ns
Control L pulse width (<u>RD</u>)	<u>RD</u>	t _{COLR}		240	-	ns
Control H pulse width (<u>WR</u>)	<u>WR</u>	t _{CHW}		120	-	ns
Control H pulse width (<u>RD</u>)	<u>RD</u>	t _{CHR}		120	-	ns
Data setup time	DB7 - 0	t _{DS}		80	-	ns
Address hold time		t _{HS}		30	-	ns
RD access time		t _{ACC}	C _L = 100pF	-	280	ns
Output disable time		t _{OH}		10	200	ns


Note1: The input signal rise time and fall time (t_r, t_f) is specified at 15 ns or less. When the system cycle time is extremely fast, (t_r + t_f) ≤ (t_{CYCL} - t_{COLW} - t_{COLR}) for (t_r + t_f) ≤ (t_{CYCL} - t_{COLR} - t_{CHR}) are specified.

Note2: All timing is specified using 20% and 80% of VDD as the reference.

Note3: t_{COLW} and t_{COLR} are specified as the overlap between CS1 being 'L' (CS2 = 'H') and WR and RD being at the 'L' level.



3.SYSTEM BUS READ/WRITE CHARACTERISTIC (SERIAL SERIES)



(VDD = 4.5V to 5.5V, TA = 25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Serial Clock Period		tSCYC	-	200	-	ns
SCL 'H' pulse width	SCL	tSHW	-	75	-	ns
SCL 'L' pulse width		tSLW	-	75	-	ns
Address setup time	A0P	tSAS	-	50	-	ns
Address hold time		tSAH	-	100	-	ns
Data setup time	SI	tSDS	-	50	-	ns
Data hold time		tSDH	-	50	-	ns
CS-SCL time	CS	tCSS	-	100	-	ns
		tCSH	-	100	-	ns

(VDD = 2.7V to 4.5V, TA = 25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Serial Clock Period		tSCYC	-	250	-	ns
SCL 'H' pulse width	SCL	tSHW	-	100	-	ns
SCL 'L' pulse width		tSLW	-	100	-	ns
Address setup time	A0P	tSAS	-	150	-	ns
Address hold time		tSAH	-	150	-	ns
Data setup time	SI	tSDS	-	100	-	ns
Data hold time		tSDH	-	100	-	ns
CS-SCL time	CS	tCSS	-	150	-	ns
		tCSH	-	150	-	ns




(VDD = 2.4V to 2.7V, TA = 25°C)

Item	Signal	Symbol	Condition	Rating		Units
				Min.	Max.	
Serial Clock Period	SCL	t_{SCYC}	-	400	-	ns
SCL 'H' pulse width		t_{SHW}	-	150	-	ns
SCL 'L' pulse width		t_{SLW}	-	150	-	ns
Address setup time	A0P	t_{SAS}	-	250	-	ns
Address hold time		t_{SAH}	-	250	-	ns
Data setup time	SI	t_{SDS}	-	150	-	ns
Data hold time		t_{SDH}	-	150	-	ns
CS-SCL time	CS	t_{CSS}	-	250	-	ns
		t_{CSH}	-	250	-	ns

Note1: The input signal rise and fall time (t_r , t_f) are specified at 15 ns or less.

Note2: All timing is specified using 20% and 80% of VDD as the standard.

4.DISPLAY CONTROL OUTPUT TIMING




(VDD = 4.5V to 5.5V, TA = -40 to 85°C)

Item	Signal	Symbol	Condition	Rating			Units
				Min.	Typ.	Max.	
FR delay time	FR	t_{frr}	$C_L = 50pF$	-	10	40	ns



5. RESET TIMING



(VDD = 4.5V to 5.5V, T_A = -40 to 85°C)

Item	Signal	Symbol	Condition	Rating			Units
				Min.	Typ.	Max.	
Reset time		t _r	-	-	0.5	μs	
Reset 'L' pulse width	RES	t _{low}	-	0.5	-	μs	

(VDD = 2.7V to 4.5V, T_A = -40 to 85°C)

Item	Signal	Symbol	Condition	Rating			Units
				Min.	Typ.	Max.	
Reset time		t _r	-	-	1.0	μs	
Reset 'L' pulse width	RES	t _{low}	-	1.0	-	μs	

Note2: All timing is based on 20% and 80% of VDD.


(VDD = 2.4V to 2.7V, T_A = -40 to 85°C)


Item	Signal	Symbol	Condition	Rating			Units
				Min.	Typ.	Max.	
Reset time		t _r	-	-	1.5	μs	
Reset 'L' pulse width	RES	t	-	1.5	-	μs	

Note: All timing is specified with 20% and 80% of VDD as the standard.



7.3. BLOCK DIAGRAM OF LCM





7.4. APPLICATION OF LCM

■ DISPLAY DATA RAM

— Display Data RAM

The display data RAM is a RAM that stores the dot data for the display. It has a 65 (8 page x 8 bit +1) x 132 bit structure. It is possible to access the desired bit by specifying the page address and the column address. Because, as is shown in Figure 3, the DB7 - 0 display data from the MPU corresponds to the liquid crystal display common direction, there are few constraints at the time of display data transfer when multiple SPLC501A chips are used. Therefore, display structures can be created easily and with a high degree of freedom.

Moreover, reading from and writing to the display RAM in the MPU side is performed through the I/O buffer, which is an independent operation from signal reading for the liquid crystal driver. Consequently, even if the display data RAM is accessed asynchronously during liquid crystal display, it will not cause adverse effects on the display (such as flickering).




Figure 2

— The Page Address Circuit

As shown in Figure 3, page address of the display data RAM is specified through the Page Address Set Command. The page address must be specified again when changing pages to perform access. Page address 8 (DB3, DB2, DB1, DB0 = 1, 0, 0, 0) is the page for the RAM region used only by the indicators, and only display data DB0 is used.

— The Column Addresses

As is shown in Figure 3, the display data RAM column address is specified by the Column Address Set command. The specified column address is incremented (+1) with each display data read/write command. This allows the MPU display data to be accessed continuously. Moreover, the increment of column addresses stops with 83H. Because the column address depends on the page address, it is necessary to re-specify both the page address and the column address when moving, for example, from page 0 column 83H to page 1 column 00H. Furthermore, as is shown in Table 4, the ADC command (segment driver direction select command) can be used to reverse the relationship between the display data RAM column address and the segment output. Because of this, the constraints on the IC layout when the LCD module is assembled can be minimized.




Table 4

SEG Output	SEG0	SEG131
ADC '0'	0 (H) → Column Address → 83(H)	
(DB0) '1'	83(H) ← Column Address ← 0(H)	


— The Line Address Circuit

The line address circuit, as shown in Figure 3, specifies the line address relating to the COM output when the contents of the display data RAM are displayed. Using the display start line address set command, which is normally the top line of the display can be specified. This is the COM0 output when the common output mode is normal, and the COM63 output for SPLC501A when the common output mode is reversed. The display area is a 65-line area for the SPLC501A from the display start line address. If the line addresses are changed dynamically using the display start line address set command, screen scrolling, page swapping, ...etc. can be performed.



■ Reference circuit

When the voltage regulator internal resistor is used.
Example where $V_{SS2} = V_{SS}$, with 4x step-up



Note: It is recommended that $C1=1.0\mu\text{F} \sim 4.7\mu\text{F}$ and $C2=0.1\mu\text{F} \sim 1.0\mu\text{F}$




8. ELECTRO-OPTICAL CHARACTERISTICS

Item	Symbol	Condition	Temp	Min	Typ	Max	Units	Note
LCD driving voltage	V _{LCD}	= 0	0	---	9.3	---	V	8.1
			25	8.8	9.1	9.4		
			50	---	8.9	---		
Response Time	Rise Time (Tr)	= 0	0	---	640	960	msec	8.2
	Decay Time (Td)			---	530	800		
	Rise Time (Tr)		25	---	180	360		
	Decay Time (Td)			---	180	360		
	Rise Time (Tr)		50	---	90	180		
	Decay Time (Td)			---	90	180		
Contrast Ratio	Cr	= 0	25	TBD	TBD	---		8.4

Viewing Angle Range	= 0° (6'')	= 90° (3'')	=180° (12'')	=270° (9'')	備註
(25°) CR≥2	TBD	TBD	TBD	TBD	Deg Note3




Electro-Optical Characteristics Test Method






Note 1. Definition of Driving Voltage(V_{lcd}) :

$$V_{lcd} = (V_{10,ON} + V_{90,OFF})/2$$




Note 2. Definition of Optical Response Time:





Note 3. Definition of Viewing Angle and :



Note 4. Definition of Contrast ratio (CR):

$$CR = \frac{\text{Brightness of Non-selected Segment (B2)}}{\text{Brightness of Selected Segment (B1)}}$$

