# MP2770

## I<sup>2</sup>C-Controlled, 6A, 1-Cell Switching Charger with Power Path Management and 3.65A Boost Output

### DESCRIPTION

The MP2770 is a highly-integrated, flexible, switch-mode battery management device with system power path management. It is designed for single-cell Li-ion and Li-polymer batteries used in a wide range of portable applications.

C 🔵 D I C 🔵

The IC has an integrated IN to SYS pass-through path to send input voltage ( $V_{IN}$ ) to the system even while charging is disabled.

When the input is present, the MP2770 operates in charge mode. The device detects the battery voltage ( $V_{BATT}$ ) automatically and charges the battery with three phases: precharge, constant current fast charge, and constant voltage charge. The MP2770 manages the input and meets the system power demand priority with the integrated input current limit ( $I_{IN\_LIMIT}$ ) and  $V_{IN}$  regulation.

In the absence of the input source, the MP2770 can operate in boost mode to power the IN or SYS pin from the battery.

The charge and boost parameters (e.g. input clamp voltage, boost voltage ( $V_{BST}$ ), current limit ( $I_{LIMIT}$ ),  $I_{IN\_LIMIT}$ , charging current, and charge full voltage) can be flexibly configured via the I<sup>2</sup>C interface.

Full safety features include output short-circuit protection (SCP), input over-voltage protection (OVP), battery under-voltage lockout (UVLO) protection, thermal shutdown, and battery temperature monitoring.

The MP2770 is available in a small QFN-18 (3mmx4mm) package.

### FEATURES

- 4V to 16V Operating Input Voltage (V<sub>IN</sub>) Range
- Up to 20V Sustainable Voltage
- Up to 6A Configurable Charging Current
- 3.6V to 4.45V Configurable Charge Regulation Voltage with ±0.5% Accuracy
- Supports USB 2.0, USB 3.0, USB 3.1, USB 3.2, Type-C, and USB PD IIN\_LIMIT Settings
- Minimum V<sub>IN</sub> Loop for Maximum Adapter Power Tracking
- Up to 22.5W Boost Output Power with a 3V Battery
- 4.3V to 16V V<sub>BST</sub> with 20mV/Step
- 500mA to 3.65A IBOOST with 50mA/Step
- Down to 12µA Battery Leakage in Standby Mode
- 5mΩ/10mΩ Battery Current-Sense Resistor
- Battery Discharge Current Limiting
- Up to 1.6x Overload Capability for 2ms
- Light-Load Detection and Output Plug-In Detection for the SYS Port
- Integrated 8-Bit ADC for Monitoring V<sub>IN</sub>, VBATT, VSYS, VPMID, IQ1, IBATT, ISYS, and NTC
- I<sup>2</sup>C Interface for Real-Time Charge Parameter Configuration and Status Reporting
- Comprehensive Safety Features:
  - Charging Safety Timer
  - Watchdog Timer
  - Thermal Regulation and Shutdown
  - Customizable JEITA for Battery Temperature Monitoring
  - Cycle-by-Cycle OCP
  - SYS OCP and SCP
- Available in a Small QFN-18 (3mmx4mm) Package

## APPLICATIONS

- Sub-Batteries
- USB Power Delivery (PD)
- Power Banks

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

## **TYPICAL APPLICATION**



### **ORDERING INFORMATION**

| Part Number*    | Package          | Top Marking | MSL Rating |
|-----------------|------------------|-------------|------------|
| MP2770GL-xxxx** | QFN-18 (3mmx4mm) | See below   | 1          |

\* For Tape & Reel, add suffix -Z (e.g. MP2770GL-xxxx-Z).

\*\* "xxxx" is the configuration code identifier for the register settings. Each "x" can be a hexadecimal value between 0 and F. Work with an MPS FAE to create this unique configuration code. The factory default is "0000". This setting can be viewed in the I<sup>2</sup>C register map.

## TOP MARKING <u>MPYW</u> 2770 LLL

MP: MPS prefix Y: Year code W: Week code 2770: First four digits of the part number LLL: Lot number



### **PACKAGE REFERENCE**

| Pin #  | Name | I/O   | Description   |
|--------|------|-------|---|
| 1      | IN   | Power | IC input power supply. Place a $22\mu$ F ceramic capacitor between the IN and PGND pins. Place this capacitor as close to the IC as possible. IN is also one of the boost outputs.  |
| 2      | PMID | Power | <b>PMID.</b> Connect the PMID pin internally to the drains of reverse-blocking MOSFET and high-side MOSFET (HS-FET). Bypass PMID using two or three $22\mu$ F ceramic capacitors connected between the PMID and PGND pins. Place these capacitors as close to the IC as possible. |
| 3, 11  | SW   | Power | Output switching node.  |
| 4      | PGND | Power | Power ground.   |
| 5      | BST  | Power | <b>Bootstrap.</b> Connect a bootstrap capacitor ( $C_{BOOT}$ ) between the BST and SW pins to form a floating supply across the power MOSFET driver to drive the power MOSFET's gate above the input voltage ( $V_{IN}$ ). Place $C_{BOOT}$ as close to the IC as possible.       |
| 6      | NTC  | I     | <b>Temperature sense input.</b> Connect a negative temperature coefficient thermistor to the NTC pin. Configure the hot and cold temperature windows using a resistor divider connected from VNTC to NTC to AGND.   |
| 7      | VNTC | 0     | Reference voltage output to start up the NTC thermistor.  |
| 8      | SCL  | I     | <b>I</b> <sup>2</sup> <b>C</b> interface clock. Connect the SCL pin to the logic rail using a 10kΩ resistor.  |
| 9      | SDA  | I/O   | <b>I</b> <sup>2</sup> <b>C</b> interface data. Connect the SDA pin to the logic rail using a 10kΩ resistor.   |
| 10     | INT  | 0     | <b>Open-drain interrupt output.</b> The INT pin sends the charging status and fault interrupt status to the host.   |
| 12     | CSP  | I     | Battery charge current-sense positive input.  |
| 13     | BATT | Power | <b>Positive battery terminal.</b> Connect a $22\mu$ F ceramic capacitor between the BATT and PGND pins.   |
| 14     | AGND | Power | Analog ground.  |
| 15     | VCC  | Power | <b>Power supply for the internal circuitry.</b> Bypass the VCC pin to AGND using a $1\mu$ F ceramic capacitor.  |
| 16, 17 | SYS  | Power | System power supply. Connect a 22 $\mu$ F ceramic capacitor between the SYS and PGND pins.  |
| 18     | FB   | I     | Boost voltage feedback.   |

### **PIN FUNCTIONS**

### ABSOLUTE MAXIMUM RATINGS (1)

| IN, PMID, SYS to PGND        | 0.3V to +20V                   |
|------------------------------|--------------------------------|
| SW to PGND0                  | .3V (-2V for 20ns) to          |
|                              | +20V (24V for 20ns)            |
| BST to PGND                  | SW to SW + 5V                  |
| BATT to PGND                 | 0.3V to +6V                    |
| All other pins to AGND       | 0.3V to +5V                    |
| Continuous power dissipation | on $(T_A = 25^{\circ}C)^{(2)}$ |
|                              | 2.4W                           |
| Junction temperature         | 150°C                          |
| Lead temperature (solder)    | 260°C                          |
| Storage temperature          | 65°C to +150°C                 |

### ESD Ratings

| Human body model (HBM)     | 2kV |
|----------------------------|-----|
| Charged device model (CDM) | 2kV |

### **Recommended Operating Conditions** <sup>(3)</sup>

| Input voltage (V <sub>IN</sub> )          | 4V to 16V       |
|---|-----------------|
| Input current (I <sub>IN</sub> )          | Up to 3.5A      |
| SYS current (I <sub>SYS</sub> )           | Up to 3.65A     |
| Charge current (I <sub>CC</sub> )         | Up to 6A        |
| Battery voltage (VBATT)                   | Up to 4.5V      |
| Operating junction temp (T <sub>J</sub> ) | -40°C to +125°C |

### Thermal Resistance $^{(4)}$ $\theta_{JA}$ $\theta_{JC}$

QFN-18 (3mmx4mm)......46.6......4.2...°C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-toambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) = ( $T_J$  (MAX) -  $T_A$ ) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the device may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on a JESD51-7, 4-layer PCB.

## **ELECTRICAL CHARACTERISTICS**

### $V_{IN} = 5V$ , $V_{BATT} = 3.8V$ , $T_A = 25^{\circ}C$ , unless otherwise noted.

| Parameters   | Symbol                                | Condition   | Min  | Тур  | Max  | Units |
|--|---------------------------------------|---|------|------|------|-------|
| Quiescent Current  |                                       |   |      |      |      |       |
| Battery current  | IBATT                                 | $V_{IN}$ is not present, standby mode,<br>$V_{BATT} = 4.2V$ , SYS plug-in detection is<br>disabled, ADC is disabled   |      | 12   | 20   | μA    |
|  |                                       | Boost mode, VBST[9:0] = 5V, $I_{BST} = 0A$ , $V_{BATT} = 4.2V$ , ADC is disabled                                      |      | 2    |      | mA    |
| Suspended input current  | lin_sus                               | $V_{IN} > V_{IN\_UVLO}$ , $V_{IN} > V_{BATT} + V_{HDRM}$ ,<br>standby mode, switching is disabled,<br>SYS is floating |      |      | 1    | mA    |
| Input current  | lіх                                   | $V_{IN} > V_{IN\_UVLO}, V_{IN} > V_{BATT} + V_{HDRM},$<br>charge mode, $V_{BATT} = 4.3V$                              |      |      | 2    | mA    |
| Power Path   |                                       |   |      |      |      |       |
| Input voltage (V <sub>IN</sub> ) under-<br>voltage lockout (UVLO)<br>threshold | Vin_ulvo                              | V <sub>IN</sub> is falling  | 3    | 3.2  | 3.4  | V     |
| Input UVLO hysteresis  |                                       |   |      | 400  |      | mV    |
| Headroom voltage   | Vuenu                                 | $V_{\text{IN}}$ is rising, $V_{\text{IN}}$ vs. $V_{\text{BATT}}$  | 250  | 350  | 450  | mV    |
|  | V HDRM                                | VIN is falling, VIN vs. VBATT   | 40   | 128  | 220  | mV    |
| V <sub>IN</sub> over-voltage   |                                       | $V_{IN}$ is rising, VINOVP[1:0] = 6.4V  | 6.15 | 6.4  | 6.65 | V     |
| protection (OVP)<br>threshold  | Vin_ovp                               | V <sub>IN</sub> is rising, VINOVP[1:0] = 16.8V  | 16.4 | 16.8 | 17.2 | V     |
| VIN OVP hysteresis   |                                       |   |      | 400  |      | mV    |
| VCC LDO output voltage   | Vcc                                   | $V_{IN} = 5V$ , $I_{VCC} = 10mA$  | 3.55 | 3.65 | 3.75 | V     |
| Vcc UVLO threshold   | Vcc_uvlo                              | V <sub>CC</sub> is rising   | 2    | 2.2  | 2.4  | V     |
| V <sub>CC</sub> UVLO hysteresis  |                                       |   |      | 100  |      | mV    |
| VIN to PMID MOSFET<br>(Q1) on resistance                                       | $R_{\text{DS}(\text{ON})\_\text{Q1}}$ |   |      | 20   |      | mΩ    |
| PMID to SYS MOSFET<br>(Q2) on resistance                                       | Rds(ON)_Q2                            |   |      | 20   |      | mΩ    |
| High-side MOSFET (HS-<br>FET) (Q3) on resistance                               | Rds(ON)_Q3                            |   |      | 10   |      | mΩ    |
| Low-side MOSFET (LS-<br>FET) (Q4) on resistance                                | R <sub>DS(ON)_Q4</sub>                |   |      | 5    |      | mΩ    |
| HS-FET peak current limit  |                                       | Constant current fast charge  | 9    | 10   |      | А     |
| (Іцміт)  | PEAK_HS                               | Pre-charge  |      | 4    |      | А     |
| LS-FET valley ILIMIT   | IVALLEY_LS                            |   |      | 7.4  |      | А     |
| LS-FET peak ILIMIT   | IPEAK_LS                              | Boost mode, LS_PK = 1   | 10   | 12   |      | А     |
|  | ſ                                     | FSW[1:0] = 600kHz   | 550  | 600  | 650  | kHz   |
| Switching frequency  | ISW                                   | FSW[1:0] = 1000kHz  | 900  | 1000 | 1100 |       |

|  | $V_{IN} = 5V, V_{BA}$ | $T_{ATT} = 3.8V, T_{A}$ | = 25°C, unless | otherwise noted. |
|--|-----------------------|-------------------------|----------------|------------------|
|--|-----------------------|-------------------------|----------------|------------------|

| Parameters                         | Symbol            | Condition   | Min   | Тур  | Max   | Units |
|------------------------------------|-------------------|---|-------|------|-------|-------|
| Charge Mode                        |                   |   |       |      |       |       |
|                                    |                   | VBATT_REG[2:0] = 4.2V   | 4.179 | 4.2  | 4.221 | V     |
| Battery regulation voltage         | M                 | VBATT_REG[2 :0] = 4.2V,<br>T <sub>A</sub> = 0°C to 70°C                         | 4.179 | 4.2  | 4.221 | V     |
| Battery regulation voltage         | V BATT_REG        | VBATT_REG[2:0] = 4.35V  | 4.328 | 4.35 | 4.375 | V     |
|                                    |                   | VBATT_REG[2:0] = 4.35V,<br>T <sub>A</sub> = 0°C to 70°C                         | 4.328 | 4.35 | 4.375 | V     |
|                                    |                   | ICC[5:0] = 0.5A, RSNS = 10mΩ  | 0.4   | 0.5  | 0.6   | Α     |
|                                    |                   | ICC[5:0] = 0.5A, RSNS = 10mΩ,<br>T <sub>A</sub> = 0°C to 70°C                   | 0.4   | 0.5  | 0.6   | А     |
|                                    |                   | ICC[5:0] = 2A, RSNS = 10mΩ  | 1.85  | 2    | 2.15  | Α     |
|                                    |                   | $ICC[5:0] = 2A, RSNS = 10m\Omega,$<br>T <sub>A</sub> = 0°C to 70°C              | 1.85  | 2    | 2.15  | А     |
|                                    |                   | ICC[5:0] = 3A, RSNS = 10mΩ  | 2.8   | 3    | 3.2   | Α     |
| Fast charge current                | lcc               | ICC[5:0] = 3A, RSNS = 10mΩ,<br>T <sub>A</sub> = 0°C to 70°C                     | 2.8   | 3    | 3.2   | А     |
| Fast charge current                |                   | ICC[5:0] = 5A, RSNS = 10mΩ  | 4.7   | 5    | 5.3   | А     |
| U                                  |                   | ICC[5:0] = 5A, RSNS = 10mΩ,<br>T <sub>A</sub> = 0°C to 70°C                     | 4.7   | 5    | 5.3   | А     |
|                                    |                   | ICC[5:0] = 3A, RSNS = 5mΩ   | 2.8   | 3    | 3.2   | Α     |
|                                    |                   | ICC[5:0] = 3A, RSNS = 5mΩ,<br>T <sub>A</sub> = 0°C to 70°C                      | 2.8   | 3    | 3.2   | А     |
|                                    |                   | ICC[5:0] = 5A, RSNS = 5mΩ   | 4.7   | 5    | 5.3   | А     |
|                                    |                   | $ICC[5:0] = 5A, RSNS = 5m\Omega,$<br>$T_A = 0^{\circ}C \text{ to } 70^{\circ}C$ | 4.7   | 5    | 5.3   | А     |
|                                    |                   | ITERM[1:0] = 50mA, RSNS = $10m\Omega$ ,<br>T <sub>A</sub> = 0°C to 70°C         | 5     | 50   | 100   | mA    |
|                                    |                   | ITERM[1:0] = 100mA, RSNS = $10m\Omega$  | 50    | 100  | 150   | mA    |
| Charge Termination<br>Current      | Iterm             | ITERM[1:0] = 100mA, RSNS = 10m $\Omega$ ,<br>T <sub>A</sub> = 0°C to 70°C       | 30    | 100  | 175   | mA    |
|                                    |                   | ITERM[1:0] = 100mA, RSNS = $5m\Omega$   | 50    | 100  | 150   | mA    |
|                                    |                   | ITERM[1:0] = 100mA, RSNS = $5m\Omega$ ,<br>T <sub>A</sub> = 0°C to 70°C         | 30    | 100  | 175   | mA    |
| Recharge threshold below VBATT_REG | V <sub>RECH</sub> | $V_{BATT}$ falling, VBATT_REG = 4.2V  |       | 4.7  |       | %     |
| Battery pre-charge                 |                   | $VBATT_PRE[1:0] = 3V, V_{BATT}$ rising  | 2.9   | 3    | 3.1   | V     |
| threshold                          | V BATT_PRE        | VBATT_PRE[1:0] = 2.5V, $V_{BATT}$ rising  | 2.4   | 2.5  | 2.6   | V     |
| Battery pre-charge hysteresis      |                   |   |       | 200  |       | mV    |

| $V_{IN} = 5V$ , $V_{BATT} = 3.8V$ , $I_A = 25^{\circ}C$ , unless otherwise note | / <sub>BATT</sub> = 3.8V, T <sub>A</sub> = 25°C, unless othe | erwise noted |
|---|--|--------------|
|---|--|--------------|

| Parameters                         | Symbol                | Condition   | Min    | Тур   | Max    | Units |
|------------------------------------|-----------------------|---|--------|-------|--------|-------|
|                                    |                       | IPRE[1:0] = 50mA, $V_{BATT}$ = 2.7V,<br>RSNS = 10m $\Omega$ , $T_A$ = 0°C to 70°C   | 5      | 50    | 110    | mA    |
|                                    |                       | IPRE[1:0] = 100mA, $V_{BATT} = 2.7V$ ,<br>RSNS = 10m $\Omega$   | 65     | 100   | 135    | mA    |
| Pre-charge current                 | I <sub>PRE</sub>      | IPRE[1:0] = 100mA, $V_{BATT} = 2.7V$ ,<br>RSNS = 10m $\Omega$ , $T_A = 0^{\circ}C$ to 70°C  | 55     | 100   | 160    | mA    |
|                                    |                       | $\label{eq:IPRE10} \begin{array}{l} \text{IPRE[1:0]} = 100\text{mA}, \ V_{\text{BATT}} = 2.7\text{V}, \\ \text{RSNS} = 5\text{m}\Omega \end{array}$ | 65     | 100   | 135    | mA    |
|                                    |                       | IPRE[1:0] = 100mA, $V_{BATT} = 2.7V$ ,<br>RSNS = 5m $\Omega$ , $T_A = 0^{\circ}C$ to 70°C   | 55     | 100   | 160    | mA    |
| Termination deglitch time          | t <sub>TERM_DGL</sub> |   |        | 200   |        | ms    |
| Recharge deglitch time             | trech_dgl             |   |        | 200   |        | ms    |
| Charging safety timer              | <b>t</b> CHARGE       | CHG_TMR[1:0] = 11   |        | 20    |        | hrs   |
| Input Regulation                   |                       |   |        |       |        |       |
|                                    |                       | VIN_MIN[6:0] = 4.44V  | 4.31   | 4.44  | 4.57   | V     |
|                                    |                       | VIN_MIN[6:0] = 4.44V,<br>T <sub>A</sub> = 0°C to 70°C   | 4.305  | 4.44  | 4.575  | V     |
| Minimum V <sub>IN</sub> regulation | Vin_min               | VIN_MIN[6:0] = 8.04V  | 7.8    | 8.04  | 8.28   | V     |
|                                    |                       | VIN_MIN[6:0] = 8.04V,<br>T <sub>A</sub> = 0°C to 70°C   | 7.75   | 8.04  | 8.285  | V     |
|                                    |                       | VIN_MIN[6:0] = 11.04V   | 10.7   | 11.04 | 11.37  | V     |
|                                    |                       | VIN_MIN[6:0] = 11.04V,<br>T <sub>A</sub> = 0°C to 70°C  | 10.695 | 11.04 | 11.375 | V     |
|                                    |                       | IIN_LIM[3:0] = 3A   | 2.5    | 2.7   | 3      | А     |
|                                    |                       | $IIN\_LIM[3:0] = 3A, T_A = 0^{\circ}C \text{ to } 70^{\circ}C$  | 2.5    | 2.7   | 3      | А     |
| la mont l                          |                       | IIN_LIM[3:0] = 1.5A   | 1.25   | 1.35  | 1.5    | А     |
|                                    | IIN_LIMIT             | IIN_LIM[3:0] = 1.5A, T <sub>A</sub> = 0°C to 70°C   | 1.25   | 1.35  | 1.5    | А     |
|                                    |                       | IIN_LIM[3:0] = 0.5A   | 0.4    | 0.45  | 0.5    | А     |
|                                    |                       | IIN_LIM[3:0] = 0.5A, $T_A = 0^{\circ}C$ to $70^{\circ}C$  | 0.4    | 0.45  | 0.5    | А     |
| Boost Mode                         | •                     | •   |        | •     | •      |       |
|                                    | V                     | VBATT rising, VBST vs. VBATT  | 250    | 340   | 450    | mV    |
| Headroom voltage                   | VHDRM_BST             | VBATT falling, VBST vs. VBATT   |        | 140   |        | mV    |
|                                    |                       | VBST[9:0] = 5V, I <sub>SYS</sub> = 10mA,<br>tested at the PMID pin  | 4.75   | 5     | 5.25   | V     |
| Poost voltogo                      |                       | VBST[9:0] = 9V, I <sub>SYS</sub> = 10mA,<br>tested at the PMID pin  | 8.55   | 9     | 9.45   | V     |
| BOOST VOILAGE                      | V BST                 | VBST[9:0] =12V, I <sub>SYS</sub> = 10mA,<br>tested at the PMID pin  | 11.4   | 12    | 12.6   | V     |
|                                    |                       | VBST[9:0] =15V, I <sub>SYS</sub> = 10mA,<br>tested at the PMID pin  | 14.25  | 15    | 15.75  | V     |
| Feedback (FB) voltage              | Vfb                   | VBST_SET = 1, external FB setting   | 0.915  | 0.93  | 0.945  | V     |

| $\mathbf{v}_{\text{IN}} = \mathbf{v}_{\text{I}}$ , $\mathbf{v}_{\text{BATT}} = \mathbf{v}_{\text{I}} \mathbf{v}_{\text{I}}$ , $\mathbf{v}_{\text{A}} = \mathbf{L} \mathbf{v}_{\text{I}} \mathbf{v}_{\text{I}}$ , $\mathbf{u}_{\text{III}} \mathbf{v}_{\text{III}} \mathbf{v}_{\text{III}} \mathbf{v}_{\text{IIII}} \mathbf{v}_{\text{IIII}} \mathbf{v}_{\text{IIIII}} \mathbf{v}_{\text{IIIII}} \mathbf{v}_{\text{IIIIII}} \mathbf{v}_{IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII$ | V <sub>IN</sub> = | 5V, | V <sub>BATT</sub> = | 3.8V, | T <sub>A</sub> = | = 25°C, | unless | otherwise | noted |
|---|-------------------|-----|---------------------|-------|------------------|---------|--------|-----------|-------|
|---|-------------------|-----|---------------------|-------|------------------|---------|--------|-----------|-------|

| Parameters  | Symbol               | Condition                                   | Min   | Тур  | Max   | Units                     |
|---|----------------------|---|-------|------|-------|---------------------------|
|   |                      | IBST_LIM[5:0] = 3.6A                        | 3.6   | 3.95 | 4.3   | Α                         |
| Boost ILIMIT                                      | IBST_LIMIT           | IBST_LIM[5:0] = 3A                          | 3     | 3.3  | 3.6   | Α                         |
|   |                      | IBST_LIM[5:0] = 2.25A                       | 2.25  | 2.5  | 2.75  | Α                         |
|   |                      | V <sub>BATT</sub> is falling, BATT_UVLO = 0 | 2.4   | 2.5  | 2.6   | V                         |
| Battery voltage (VBATT)                           | M                    | V <sub>BATT</sub> is falling, BATT_UVLO = 1 | 2.6   | 2.7  | 2.8   | V                         |
| UVLO threshold                                    | V BATT_UVLO          | $V_{BATT}$ is rising, BATT_UVLO = 0         |       | 2.9  |       | V                         |
|   |                      | V <sub>BATT</sub> is rising, BATT_UVLO = 1  |       | 3    |       | V                         |
| Analog Control                                    |                      |   |       |      |       |                           |
| System no-load detection                          | I                    | NOLOAD_THR = 00                             | 1     | 25   | 60    | mA                        |
| threshold   | IBST_OFF             | NOLOAD_THR = 01                             | 75    | 100  | 125   | mA                        |
| System plug-in detection threshold                | Vplug_in             | Vsys is falling                             | 75    | 80   | 85    | % of<br>V <sub>BATT</sub> |
| Protection  |                      |   |       |      |       |                           |
| Battery over-voltage protection (OVP) threshold   | Vbatt_ovp            | VBATT = 4.2V                                | 102.5 | 104  | 105.5 | %                         |
| Battery OVP hysteresis                            |                      |   |       | 2    |       | %                         |
| Boost OVP threshold                               | V <sub>BST_OVP</sub> |   |       | 115  |       | % of<br>VBST<br>[9:0]     |
| Boost OVP hysteresis                              |                      |   |       | 10   |       | %                         |
| Highest boost OVP<br>threshold                    | VBST_OVP2            |   |       | 17.6 |       | V                         |
| Highest boost OVP<br>hysteresis                   |                      |   |       | 800  |       | mV                        |
| Thermal regulation                                | $T_{J\_REG}$         | TJ_REG[1:0] = 120°C                         |       | 120  |       | °C                        |
| Thermal shutdown rising threshold                 | T <sub>SD</sub>      | TJ is rising                                |       | 140  |       | °C                        |
| Thermal shutdown<br>hysteresis                    |                      |   |       | 20   |       | °C                        |
| Battery Temperature Mon                           | itoring in C         | harge Mode                                  |       |      |       |                           |
| VNTC Voltage                                      | VVNTC                |   | 1.273 | 1.28 | 1.287 | V                         |
| NTC cold temperature rising threshold             | Vcold                | VCOLD[1:0] = 72% of V <sub>VNTC</sub>       | 71.3  | 72   | 72.7  | % of<br>Vvntc             |
| NTC cold temperature rising threshold hysteresis  |                      |   |       | 1.4  |       | % of<br>V <sub>VNTC</sub> |
| NTC cool temp rising threshold                    | Vcool                | VCOOL[1:0] = 67.2% of V <sub>VNTC</sub>     | 66.5  | 67.2 | 67.9  | % of<br>V <sub>VNTC</sub> |
| NTC cool temperature rising threshold hysteresis  |                      |   |       | 1.4  |       | % of<br>V <sub>VNTC</sub> |
| NTC warm temperature falling threshold            | Vwarm                | VWARM[1:0] = 44.1% of V <sub>VNTC</sub>     | 43.4  | 44.1 | 44.8  | % of<br>Vvntc             |
| NTC warm temperature falling threshold hysteresis |                      |   |       | 1.4  |       | % of<br>Vvntc             |

 $V_{IN} = 5V$ ,  $V_{BATT} = 3.8V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.

| Parameter  | Symbol                       | Condition                            | Min  | Тур | Max   | Units                     |
|--|------------------------------|--------------------------------------|------|-----|-------|---------------------------|
| NTC hot temperature falling threshold            | Vнот                         | VHOT[1:0] = 34% of V <sub>VNTC</sub> | 33.3 | 34  | 34.7  | % of<br>Vvntc             |
| NTC hot temperature falling threshold hysteresis |                              |                                      |      | 1.4 |       | % of<br>V <sub>VNTC</sub> |
| Battery Temperature Mon                          | itoring in B                 | oost Mode                            |      |     |       |                           |
| NTC cold temperature rising threshold            | VBATT_COLD                   | VCOLD[1:0] = 72%                     | 71.3 | 72  | 72.7  | % of<br>V <sub>VNTC</sub> |
| NTC cold temperature rising threshold hysteresis |                              |                                      |      | 1.4 |       | % of<br>Vvntc             |
| NTC hot temperature falling threshold            | VBATT_HOT                    | VHOT[1:0] = 34%                      | 33.3 | 34  | 34.7  | % of<br>V <sub>VNTC</sub> |
| NTC hot temperature falling threshold hysteresis |                              |                                      |      | 1.4 |       | % of<br>V∨ntc             |
| Analog-to-Digital Convert                        | er (ADC)                     |                                      |      | -   |       |                           |
| Resolution                                       | RES                          |                                      |      | 8   |       | bits                      |
| ADC VIN  | VIN_ADC                      |                                      | 0    |     | 20.4  | V                         |
| V <sub>IN_ADC</sub> least-significant bit (LSB)  | VIN_ADC_RES                  |                                      |      | 80  |       | mV                        |
| VIN_ADC accuracy                                 | $V_{\text{IN\_ADC\_ACC}}$    |                                      |      | 2   |       | LSB                       |
| ADC SYS voltage                                  | Vsys_adc                     |                                      | 0    |     | 20.4  | V                         |
| Vsys_adc LSB                                     | V <sub>SYS_ADC_</sub><br>res |                                      |      | 80  |       | mV                        |
| V <sub>SYS_ADC</sub> accuracy                    | V <sub>SYS_ADC_</sub>        |                                      |      | 2   |       | LSB                       |
| ADC PMID voltage (VPMID)                         | V <sub>PMID_ADC</sub>        |                                      | 0    |     | 20.4  | V                         |
| V <sub>PMID_ADC</sub> LSB                        | Vpmid_adc_<br>res            |                                      |      | 80  |       | mV                        |
| VPMID_ADC accuracy                               | V <sub>PMID_ADC_</sub>       |                                      |      | 2   |       | LSB                       |
| ADC VBATT  | VBATT_ADC                    |                                      | 0    |     | 5.1   | V                         |
| VBATT_ADC LSB                                    | Vbatt_adc_<br>res            |                                      |      | 20  |       | mV                        |
| V <sub>BATT_ADC</sub> accuracy                   | VBATT_ADC_<br>ACC            |                                      |      | 2   |       | LSB                       |
| ADC IBATT  | IBATT_ADC                    |                                      | 0    |     | 10.23 | Α                         |
| IBATT_ADC LSB                                    | Ibatt_adc_<br>res            |                                      |      | 40  |       | mA                        |
| IBATT_ADC ACCURACY                               | I <sub>BATT_ADC_</sub>       |                                      |      | 3   |       | LSB                       |
| ADC Q1 current (IQ1)                             | IQ1_ADC                      |                                      | 0    |     | 5.1   | A                         |
| IQ1_ADC LSB                                      | IQ1_ADC_RES                  |                                      |      | 20  |       | mA                        |
| I <sub>Q1_ADC</sub> accuracy                     | IQ1_ADC_ACC                  |                                      |      | 3   |       | LSB                       |
| Iq1 accuracy                                     | IQ1_ACC                      |                                      |      | 3   |       | LSB                       |

 $V_{IN} = 5V$ ,  $V_{BATT} = 3.8V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.

| Parameter                             | Symbol           | Condition                     | Min | Тур | Max  | Units |
|---------------------------------------|------------------|-------------------------------|-----|-----|------|-------|
| SYS current                           | I <sub>SYS</sub> |                               | 0   |     | 5.1  | Α     |
| Isys LSB                              | Isys_res         |                               |     | 20  |      | mA    |
| Isys accuracy                         | Isys_acc         |                               |     | 3   |      | LSB   |
| NTC voltage                           | V <sub>NTC</sub> |                               | 0   |     | 1280 | mV    |
| VNTC LSB                              | VNTC_RES         |                               |     | 5   |      | mV    |
| VNTC accuracy                         | VNTC_ACC         |                               |     | 2   |      | LSB   |
| I <sup>2</sup> C Interface (SDA and S | CL)              |                               |     |     |      |       |
| Input high threshold                  |                  | $V_{PU} = 1.8V$ , SDA and SCL | 1.3 |     |      | V     |
| Input low threshold                   |                  | $V_{PU} = 1.8V$ , SDA and SCL |     |     | 0.4  | V     |
| Output low threshold (5)              |                  | Isink = 5mA                   |     |     | 0.4  | V     |
| I <sup>2</sup> C clock frequency      | fsc∟             |                               |     |     | 400  | kHz   |
| Watchdog timer                        | twtd             | WD[1:0] = 40s                 |     | 40  |      | sec   |

Note:

5) Guaranteed by design.

## **TYPICAL PERFORMANCE CHARACTERISTICS** (6)

 $V_{IN} = 5V$ ,  $C_{PMID} = 44\mu$ F,  $C_{IN} = 22\mu$ F,  $C_{SYS} = 22\mu$ F,  $C_{BATT} = 22\mu$ F,  $L = 2\mu$ H (DCR = 5.85m $\Omega$ ),  $T_A = 25^{\circ}$ C, unless otherwise noted.



#### Note:

6) Efficiency is tested without the sense resistor (R<sub>SENSE</sub>) and blocking MOSFET (Q1).

 $V_{IN} = 5V$ ,  $C_{PMID} = 44\mu$ F,  $C_{IN} = 22\mu$ F,  $C_{SYS} = 22\mu$ F,  $C_{BATT} = 22\mu$ F,  $L = 2\mu$ H (DCR = 5.85m $\Omega$ ),  $T_A = 25^{\circ}$ C, unless otherwise noted.



#### Note:

7) Efficiency is tested with R<sub>SENSE</sub> and Q1.

 $V_{IN} = 5V$ ,  $C_{PMID} = 44\mu$ F,  $C_{IN} = 22\mu$ F,  $C_{SYS} = 22\mu$ F,  $C_{BATT} = 22\mu$ F,  $L = 1\mu$ H (DCR = 4.6m $\Omega$ ),  $T_A = 25^{\circ}$ C, unless otherwise noted.



### **Automatic Recharge**

 $V_{\text{IN}} = 12V, V_{\text{BATT\_REG}} = 4.2V, I_{\text{CC}} = 2A, \\ I_{\text{IN\_LIMIT}} = 3500\text{mA}$ 



### Start-Up through IN

 $V_{IN} = 16V$ ,  $V_{BATT} = 4V$ ,  $I_{CC} = 2A$ ,  $I_{IN} \ LIMIT = 3500 \text{mA}$ 



### Shutdown through IN

 $V_{IN} = 16V, V_{BATT} = 4V, I_{CC} = 2A, I_{IN\_LIMIT} = 3500 mA$ 



#### **Q1 Disabled** Charge mode, $V_{IN} = 9V$ , $V_{BATT} = 3.6V$ , $I_{CC} = 2A$



### Q1 Enabled



MP2770 Rev. 1.0 4/11/2023

 $V_{IN} = 5V$ ,  $C_{PMID} = 44\mu$ F,  $C_{IN} = 22\mu$ F,  $C_{SYS} = 22\mu$ F,  $C_{BATT} = 22\mu$ F,  $L = 1\mu$ H (DCR = 4.6m $\Omega$ ),  $T_A = 25^{\circ}$ C, unless otherwise noted.



C 2.00 A



### VBATT OVP

Charge mode,  $V_{IN} = 5V$ ,  $V_{BATT} = up$  to 4.4V,  $I_{CC} = 2A$ 



### **Boost Steady State Operation**

Boost mode,  $V_{BST} = 15V$ ,  $V_{BATT} = 3V$ , I<sub>BST</sub> = 1.45A, I<sub>BST\_LIMIT</sub> = 3.65A



Max

 $V_{IN} = 5V$ ,  $C_{PMID} = 44\mu$ F,  $C_{IN} = 22\mu$ F,  $C_{SYS} = 22\mu$ F,  $C_{BATT} = 22\mu$ F,  $L = 1\mu$ H (DCR = 4.6m $\Omega$ ),  $T_A = 25^{\circ}$ C, unless otherwise noted.



**Boost Mode Enabled (Dual Output)** 

Boost mode,  $V_{BST} = 5V$ ,  $V_{BATT} = 3V$ ,  $I_{BST} = 2A$ ,  $I_{BST} \perp IMIT = 3.65A$ , Q2 is on,  $I_{SYS} = 2A$ 



**Boost Voltage Transient** 

Boost mode, V<sub>BST</sub> = 5V to 12V, V<sub>BATT</sub> = 3V, I<sub>BST</sub> = 2A, I<sub>BST\_LIMIT</sub> = 3.65A



**Boost Mode Disabled (Single Output)** 

Boost mode,  $V_{BST} = 15V$ ,  $V_{BATT} = 3.5V$ ,





### **Boost Mode Disabled (Dual Output)**

Boost mode, V<sub>BST</sub> = 5V, V<sub>BATT</sub> = 3V, I<sub>BST</sub> = 2A, I<sub>BST\_LIMIT</sub> = 3.65A, Q2 is on, I<sub>SYS</sub> = 2A



### Boost Voltage Transient

Boost mode,  $V_{BST} = 12V$  to 5V,  $V_{BATT} = 3V$ , I<sub>BST</sub> = 2A, I<sub>BST\_LIMIT</sub> = 3.65A



 $V_{IN} = 5V$ ,  $C_{PMID} = 44\mu$ F,  $C_{IN} = 22\mu$ F,  $C_{SYS} = 22\mu$ F,  $C_{BATT} = 22\mu$ F,  $L = 1\mu$ H (DCR = 4.6m $\Omega$ ),  $T_A = 25^{\circ}$ C, unless otherwise noted.



NTC Function in Charge Mode

 $\begin{array}{l} Charge \mbox{ mode}, \mbox{ } V_{IN} = 5V, \mbox{ } V_{BATT} = 3.5V, \mbox{ } I_{CC} = 2A, \\ I_{IN\_LIMIT} = 3500 \mbox{ mode}, \mbox{ } JIETA\_ISET = 50\%, \\ JIETA\_VSET = V_{BATT\_REG} - 200 \mbox{ mV} \end{array}$ 



**Boost Load Transient (Dual Output)** 

Boost mode,  $V_{BST} = 5V$ ,  $V_{BATT} = 3V$ ,  $I_{BST} = 0A$  to 1A,  $I_{BST\_LIMIT} = 3.65A$ , Q2 is on,  $I_{SYS} = 0A$  to 2A



### **Boost Load SCP**

Boost mode,  $V_{BST} = 5V$ ,  $V_{BATT} = 4V$ ,  $I_{BST} = 3A$ ,  $I_{BST\_LIMIT} = 3.65A$ 



#### NTC Function in Boost Mode Boost mode, V<sub>BST</sub> = 9V, V<sub>BATT</sub> = 4V, I<sub>BST</sub> = 100mA, I<sub>BST</sub> LIMIT = 3.65A



### FUNCTIONAL BLOCK DIAGRAM



## OPERATION

The MP2770 is an I<sup>2</sup>C-controlled switch-mode battery charger IC with bidirectional operation that steps up the battery voltage ( $V_{BATT}$ ) to power the SYS or IN port. The MP2770 operates in charge mode, boost mode, or standby mode, depending on the input and output statuses. In charge mode, the IC can support a precision Li-ion or Li-polymer charging system in single-cell applications. In boost mode, the IC boosts V<sub>BATT</sub> to a regulated voltage at the SYS or IN pin to power the load. In standby mode, the IC stops charging or boosting, and operates at a low current from either the input or the battery to reduce power consumption while the IC is not operating. The IC monitors the input and output devices to allow smooth transition between different operation modes.

### **Power Supply**

The VCC pin provides power to the internal bias circuit and the low-side MOSFET (LS-FET) driver. VCC has an internal LDO with two inputs. One input is from PMID, and the other is from the battery. When the VCC voltage ( $V_{CC}$ ) exceeds the  $V_{CC}$  UVLO threshold ( $V_{CC\_UVLO}$ ), the l<sup>2</sup>C interface is ready for communication and all the registers are reset to the default value.

Figure 2 shows the VCC power supply circuit.



Figure 2: VCC Power Supply Circuit

### **Battery Charging Profile**

The IC can run a charging cycle without host involvement. The host also can control the charge operations and parameters via the registers.

A new charge cycle starts when the following conditions are met:

 The input voltage (V<sub>IN</sub>) exceeds the V<sub>IN</sub> UVLO threshold (V<sub>IN\_UVLO</sub>)

- $V_{IN}$  is below  $V_{IN_UVLO}$
- V<sub>IN</sub> exceeds V<sub>BATT</sub> plus the headroom voltage (V<sub>BATT</sub> + V<sub>HDRM</sub>)
- The NTC pin voltage (V<sub>NTC</sub>) is within the normal operating range
- No charge timer faults
- Charging is enabled (CONFIG[1:0] = 01)
- No battery over-voltage (OV) faults
- After 200ms delay completes

### Charge Cycle

In charge mode, the IC has five control loops to regulate  $V_{IN}$ , the input current ( $I_{IN}$ ), fast charge current ( $I_{CC}$ ), charge termination voltage, and die temperature.

The IC provides three charging modes: precharge, constant current (CC), and constant voltage (CV).

### Pre-Charge

When  $V_{IN}$  is good (i.e. above  $V_{IN\_UVLO}$  and below  $V_{IN\_OVP}$ ), the IC checks  $V_{BATT}$  to determine whether pre-charging is required. The pre-charge current ( $I_{PRE}$ ) can be configured via the  $I^2C$ .

### Constant Current (CC)

When  $V_{BATT}$  exceeds the battery pre-charge threshold ( $V_{BATT_PRE}$ ), the IC enters CC mode (i.e. fast charging). I<sub>CC</sub> can be configured to be up to 6A.

### Constant Voltage (CV)

When  $V_{BATT}$  reaches the pre-configured battery regulation voltage ( $V_{BATT\_REG}$ ),  $I_{CC}$  begins to decrease.

The charge cycle completes when the following conditions are met:

- The IC works in CV charge mode
- I<sub>CC</sub> is below the charge termination current (I<sub>TERM</sub>) threshold for 200ms.

After termination, CHG\_STAT[2:0] is set to 011, and an interrupt (INT) pulse is generated.



Figure 3: Battery Charging Profile

If  $I_{CC}$  does not reach  $I_{TERM}$  before the charging safety timer expires (see the Charging Safety Timer section), the changing stops, the CHGTMR\_FAULT bit is set, and an INT pulse is generated.

During the entire charging process, the actual  $I_{CC}$  may be less than the register setting due to other loop regulations, such as dynamic power management (DPM) regulation, the input current limit ( $I_{IN\_LIMIT}$ ),  $V_{IN}$  limit loop regulation, or thermal regulation.

A new charge cycle starts once the following conditions are met:

- The input power is plugged in again
- Battery charging is enabled by the I<sup>2</sup>C
- V<sub>BATT</sub> drops below the automatic recharge threshold once charging completes

### **Automatic Recharge**

When charging completes, the battery may be discharged due to the system's consumption or self-discharge. If  $V_{BATT}$  is discharged below the recharge threshold and  $V_{IN}$  is valid, the IC automatically starts a new charging cycle without having to manually restart the charging cycle. The timer resets when the automatic recharge cycle begins.

### **Charging Safety Timer**

The IC provides a charging safety timer to prevent an extended charging cycle due to abnormal battery conditions. The safety timer can be disabled via the I<sup>2</sup>C. The safety timer cannot operate in boost mode.

The safety timer is reset at the beginning of each new charging cycle. The following actions can restart the safety timer:

• A new charge cycle starts

- Write EN\_TIMER to 1 (enables the safety timer)
- Write CONFIG[1:0] to 01 (enables charging)

The timer is suspended if one of the following faults occur:

- Battery over-voltage (OV) fault
- An NTC hot or cold fault

# Input Voltage and Input Current Power Management

To meet the maximum current limit ( $I_{LIMIT}$ ) specifications for USB applications, and to prevent overloading the adapter, the IC provides both  $V_{IN}$  and  $I_{IN}$  power management by continuously monitoring  $V_{IN}$  and  $I_{IN}$ .  $I_{IN\_LIMIT}$  can be configured to prevent the input source from being overloaded. When  $I_{IN}$  reaches  $I_{IN\_LIMIT}$ ,  $I_{CC}$  decreases to prevent  $I_{IN}$  from increasing further.

If the set  $I_{IN\_LIMIT}$  exceeds the adapter's rating, the back-up  $V_{IN}$  power management can prevent the input source from being overloaded. When  $V_{IN}$  drops to the  $V_{IN}$  regulation point due to a heavy load,  $I_{CC}$  reduces to prevent  $V_{IN}$  from dropping further.

### Negative Temperature Coefficient (NTC) Thermistor

The VNTC pin is provided to pull-up the NTC resistor divider voltage when the IC is operating in boost charge mode. In this mode, the IC continuously monitors the battery temperature by measuring  $V_{\text{NTC}}$ . JEITA profile is also supported.

To initiate a charge cycle,  $V_{NTC}$  should be within the VHOT to VCOLD range. If  $V_{NTC}$  exceeds the VHOT to VCOLD range, charging is suspended until  $V_{NTC}$  is within the VHOT to VCOLD range.

At cool temperatures between VCOLD and VCOOL,  $I_{CC}$  or the charge voltage can be reduced by setting COOL\_ACT[1:0]. The percentage by which  $I_{CC}$  is reduced can be set by JEITA\_ISET[1:0]. The percentage by which the charge voltage is reduced can be set by JEITA\_VSET[1:0].

At warm temperatures between VWARM and VHOT,  $I_{CC}$  or the charge voltage can be reduced by setting WARM\_ACT[1:0]. The percentage by which  $I_{CC}$  is reduced can be set

by JEITA\_ISET[1:0]. The percentage by which the charge voltage is reduced can be set by JEITA\_VSET[1:0].

Figure 4 shows how to reduce  $I_{CC}$ .



Figure 4: Reducing the Charge Current

Figure 5 shows how to reduce the charge voltage.



Figure 5: Reducing the Charge Voltage

The VCOLD, VCOOL, VWARM, and VHOT threshold have four configuration options.

For battery protection in boost mode, the device monitors  $V_{BATT}$ .  $V_{BATT}$  should be within the VCOLD to VHOT range. If  $V_{NTC}$  is outside of the VCOLD to VHOT range, then boost mode is suspended, and the NTC\_FAULT bit is set to report the fault condition.

Once the temperature is within the cold to hot temperature range, boost mode resumes and the NTC\_FAULT bit clears.

When the NTC\_ACTION bit = 0, the boost charge mode is not suspended if  $V_{NTC}$  is outside of the VCOLD to VHOT range. Only an INT is asserted, and the NTC status is reported in NTC\_FAULT.

# Thermal Regulation and Thermal Shutdown in Charge Mode

The MP2770 continuously monitors the internal junction temperature (T<sub>J</sub>) to maximize power delivery and prevent the device from overheating. If the internal T<sub>J</sub> reaches the configurable thermal regulation threshold (T<sub>J\_REG</sub>), the MP2770 reduces I<sub>CC</sub> to prevent high power dissipation. If T<sub>J</sub> reaches 140°C, the converter shuts down. Once T<sub>J</sub> drops to 120°C, the device resumes normal operation.

### Interrupt (INT) to Host

The IC has an alert mechanism that outputs an interrupt (INT) signal via the INT pin to notify the system of an operation by outputting a 200µs, low-state INT pulse. There are six events that can trigger the INT output, described below:

- A good input source is detected
- A SYS load is plugged in
- Enters VINPPM or INPPM
- A status register change
- A fault register change
- No load is detected

See Table 1 on page 43 for more details.

Each event can be masked individually to avoid outputting an INT pulse via registers 0Ch and 0Dh.

The INT output is an open-drain that requires an external pull-up resistor in application.

### Battery Over-Voltage Protection (OVP)

When  $V_{BATT}$  exceeds 104% of  $V_{BATT_{REG}}$ , the device stops charging, the BATT\_OVP bit is set to 1, and an INT pulse is generated.

### Input OVP

Once  $V_{IN}$  exceeds the  $V_{IN}$  over-voltage protection (OVP) threshold ( $V_{IN_OVP}$ ), the DC/DC converter stops working, and both Q1 and Q2 turn off.  $V_{IN_OVP}$  can be set by VINOVP[1:0].

### Boost Mode

The IC can supply a regulated output at the SYS or IN pin to power the load. Boost mode can be enabled once the following conditions are met:

- V<sub>BATT</sub> exceeds the V<sub>BATT</sub> UVLO threshold (V<sub>BATT\_UVLO</sub>)
- V<sub>NTC</sub> is within the proper range
- Boost mode is enabled (CONFIG = 11)
- After a 30ms delay once boost mode is enabled

Once boost mode is enabled, the IC boosts the PMID pin voltage ( $V_{PMID}$ ) to the default voltage (5V), then Q1/Q2 is turned on linearly if enabled. The boost voltage ( $V_{BST}$ ) should be set at the default voltage before boost mode is enabled. Once  $V_{IN}$  or  $V_{SYS}$  is exceeds 4.2V within 6ms, Q1/Q2 is fully turned on; otherwise, Q1/Q2 turns off and attempts to turn on again after 600ms.

The boost  $I_{\text{LIMIT}}$  ( $I_{\text{BST}\_\text{LIMIT}}$ ) can be set between 0.5A to 3.65A (with a 50mA step) by IBST\_LIM[5:0]. When both IN and SYS output at the same time, the total output current ( $I_{\text{OUT}}$ ) is limited by IBST\_LIM[5:0].

In boost mode, the pulse-width modulation (PWM) step-up switching regulator switches from PWM mode to pulse-skip mode (PSM) under light-load conditions.

### Battery Under-Voltage Lockout (UVLO)

In boost mode, once  $V_{BATT}$  drops below the  $V_{BATT\_UVLO}$  falling threshold, the boost converter latches off, and IBST\_LIM, VBST, and CONFIG are reset to the default values. Once the battery is charged again and  $V_{BATT}$  exceeds the  $V_{BATT\_UVLO}$  rising threshold, the boost converter starts up again.

### **Boost Power Limitation**

In boost mode, the battery discharge current can be configured by IBATT\_DSG\_LMT[2:0], which helps limit the maximum battery discharge current.

# SYS Over-Current Protection (OCP) and Short-Circuit Protection (SCP)

In boost mode, the MP2770 always monitors the current flowing through Q1 and Q2. If the Q1/Q2  $I_{OUT}$  exceeds  $I_{BST\_LIMIT}$ , the  $I_{OUT}$  loop takes control and  $V_{BST}$  drops. If  $V_{PMID}$  drops below both the the maximum value (4V) and ( $V_{BATT}$  +  $V_{BST\_HDRM}$ ), then Q1/Q2 turns off, IN\_OC/SYS\_OC is set high, and an INT pulse

is generated. After a 600ms hiccup time, Q1/Q2 turns on again according to the start-up sequence. If  $V_{IN}$  or  $V_{SYS}$  exceeds 4.2V within 6ms, Q1/Q2 is fully turned on; otherwise, Q1/Q2 turns off again and repeats this procedure.

If the Q1/Q2 current exceeds the fast  $I_{\text{LIMIT}}$  (8A), then Q1/Q2 turns off, and IBST\_LIM and VBST are reset to the default values. After Q1/Q2 turns off, Q1/Q2 starts up according to the startup sequence.

If IN and SYS output at the same time, the  $V_{PMID}$  should be set at 5V by the host. If the (Q1 + Q2) current exceeds  $I_{BST\_LIMIT}$ , the  $I_{OUT}$  loop takes control and  $V_{BST}$  drops. If  $V_{PMID}$  drops below both the maximum value (4V) and ( $V_{BATT}$  +  $V_{BST\_HDRM}$ ), then Q1 and Q2 turn off, IN\_OC and SYS\_OC are set high, and an INT pulse is generated. If the (Q1 + Q2) current exceeds 8A, then both Q1 and Q2 turn off. Q1 and Q2 start up again according to the start-up sequence.

### **Overload Capability**

The MP2770 maintains a normal  $V_{BST}$  for 2ms if boost current ( $I_{BST}$ ) is between the IBST\_LIM[5:0] setting and 1.6 x IBST\_LIM[5:0].

### SYS Plug-In Detection

In standby mode, if the SYS\_EN\_PLUG bit is enabled, the SYS pin is pulled up to BATT via an internal  $2k\Omega$  resistor. Once V<sub>SYS</sub> reaches 90% of V<sub>BATT</sub>, the resistor switches to  $5k\Omega$  and SYS plug-in detection starts. Once V<sub>SYS</sub> drops to 80% of V<sub>BATT</sub>, a SYS plug-in is detected, the SYS\_PLUG\_IN bit is set to 1, and an INT pulse is generated.

The host must respond to the interrupt and enable the boost converter and Q2. The host must also clear the SYS\_PLUG\_IN bit for the next detection by disabling SYS\_EN\_PLUG and writing 0 to SYS\_PLUG\_IN.

### No-Load Detection

In boost or pass-through mode, the Q2 current is monitored. If the Q2 current is below NOLOAD\_THR[1:0] (between 30mA and 100mA), the NO\_LOAD bit is set to 1 and an INT pulse is generated. The host can monitor the NO\_LOAD bit to determine whether the boost converter or Q2 should be turned off.

### Thermal Shutdown in Boost Mode

In boost mode, the device provides thermal shutdown by monitoring the internal  $T_J$ . If  $T_J$  reaches 140°C, the converter is shuts down. Once  $T_J$  drops to 120°C, the device resumes normal operation.

### Pass-Through Mode

If a device connected at SYS port in charge mode, the MP2770 can operate in pass-through mode. In pass-through mode, the input provides power to charge the battery and provides power to the system via Q2.

When a device connected to the SYS port, a SYS plug-in is detected, the SYS\_PLUG\_IN bit is set to 1, and an INT pulse is generated. To prevent a high  $V_{IN}$  in pass-through mode that could damage the SYS port device, the host checks that  $V_{IN}$  is at 5V, and sets  $V_{IN_OVP}$  to 6.4V. Then the host can enable Q2 to provide power to the system. If enabled, Q2 turns on linearly. If  $V_{SYS}$  exceeds 4.2V within 6ms, Q2 is fully turned on; otherwise, Q2 turns off and attempts to turn on again after 600ms.

In pass-through mode, if  $I_{IN}$  reaches  $I_{IN\_LIMIT}$  due to an increased system load,  $I_{CC}$  decreases to prevent  $I_{IN}$  from increasing further and to maintain the load. If  $V_{IN}$  drops below the  $V_{IN}$  regulation threshold due to a heavy load,  $I_{CC}$  decreases to prevent  $V_{IN}$  from dropping further.

The MP2770 provides protections in passthrough mode. If  $V_{IN}$  exceeds  $V_{IN_OVP}$ , charging stops and Q2 turns off. Once  $V_{IN}$  recovers to a normal value, the device starts charging again, and Q2 starts up according to the start-up sequence.

The MP2770 also features SYS over-current protection (OCP) in pass-through mode for SYS start-up fault or short conditions. If the Q2 current reaches the  $I_{\text{LIMIT}}$  (2.9A), Q2 is regulated at 2.9A within 6ms; otherwise, Q2 turns off. If the Q2 current exceeds the fast  $I_{\text{LIMIT}}$  (8A), Q2 turns off immediately. After a 600ms hiccup timer, Q2 turns on again. An INT pulse is generated, and the SYS\_OC is set high until Q2 is fully turned on.

### Standby Mode

When boost charging is disabled, the IC enters standby mode. In standby mode, all the MOSFETs and most of internal circuitry turn off to minimize the leakage and extend the battery's run time.

### Watchdog Timer

The MP2770 can operate without host control when all of the registers are set to their default values. The MP2770 can also operate with host control, and has a watchdog timer to monitor the I<sup>2</sup>C interface actions. If the watchdog timer is enabled, the host must reset it periodically before it expires. If the watchdog timer expires, some of the registers reset to their default values. See the I<sup>2</sup>C Register Description section on page 26 for more details.

The following actions can reset the watchdog timer, allowing the IC to recover from a watchdog timer fault:

- Write to the WD\_TIMER\_RESET bit
- Toggle the WD bit (first disable the watchdog timer, then enable it again)

### Analog-To-Digital Converter (ADC)

### Conversion and Multiplexer

The MP2770 integrates an 8-bit ADC. In charge mode, VIN, IIN, VBATT, ICC, VPMID, VSYS, and VNTC voltage are monitored. In boost mode, VIN, VSYS, V<sub>PMID</sub>, V<sub>BATT</sub>, I<sub>BST</sub> (via the IN and SYS pins), the battery discharge current, and V<sub>NTC</sub> are ADC monitored. The always works in continuous transfer mode while the device operates in charge mode or boost mode. If only the battery is present and the device is in standby mode, the ADC can be controlled by register 04h, bit[1:0].

### **One-Time Programmable (OTP) Memory**

The MP2770 has one-time programmable (OTP) memory that allows the user to configure the default parameter values.

To configure the parameters via the OTP, set  $V_{IN}$  and  $V_{CC}$  to 5.2V, float BATT, and disable charging. Configure the default parameter values to the desired values, then write "1" to the OTP\_BURN\_IN bit. This bit is invalid after being configured once.

### I<sup>2</sup>C INTERFACE

### I<sup>2</sup>C Serial Interface

The MP2770 uses an I<sup>2</sup>C-compatible interface to flexibly set charging parameters and instantaneously report the device status. The I<sup>2</sup>C is a two-wire, bidirectional, serial interface consisting of a data line (SDA) and a clock line (SCL). Both the SDA and SCL lines are open drains that must be connected to the positive supply voltage using a pull-up resistor.

The IC operates as a slave device and receives control inputs from the master device, such as a microcontroller (MCU). The SCL line is always driven by the master device. The I<sup>2</sup>C interface supports both standard mode (up to 100kbps) and fast mode (up to 400kbps).

All transactions begin with a start (S) command and are terminated by a stop (P) command. Start and stop commands are always generated by the master. A start command is defined as a high-to-low transition on the SDA line while SCL is high. A stop command is defined as a low-tohigh transition on the SDA line when the SCL is high (see Figure 6).



Figure 6: Start and Stop Commands

For data validity, the data on the SDA line must be stable during the high period of the clock. The high or low state of the SDA line can only change when the clock signal on the SCL line is low (see Figure 7). Every byte on the SDA line must be 8 bits long. The number of bytes that can be transmitted per transfer is unrestricted. Data is transferred with the most significant bit (MSB) first.



Figure 7: Bit Transfer on the I<sup>2</sup>C Bus

Each byte must be followed by an acknowledge (ACK) bit. The ACK bit is generated by the receiver to signal to the transmitter that the byte was successfully received.

The ACK signal is defined as when the transmitter releases the SDA line during the acknowledge clock pulse. This allows the receiver to pull the SDA line low, which remains low during the high period of the 9th clock pulse.

If the SDA line is high during the 9th clock pulse, this is considered a not acknowledge (NACK) signal. The master can then generate either a stop command to abort the transfer or a repeated start (Sr) command to start a new transfer.

A slave address is sent after the start command. This address is 7 bits long, followed by an 8th data direction bit (R/W). A 0 indicates a transmission (write), and a 1 indicates a request for data (read). Figure 8 shows the address bit arrangement.



Figure 8: 7-Bit Addressing

See Figures 9–13 on page 26 for the detailed signal sequence examples. Figure 9 shows a data transfer on the I<sup>2</sup>C bus. Figure 10 shows a single write sequence. Figure 11 shows a single read sequence. Figure 12 shows a multi-write sequence. Figure 13 shows a multi-read sequence.





| S Slave Address 0 ACK Reg Address ACK Data Address ACK | 1 | 7             | 1 | 1   | 8           | 1   | 8            | 1   | 1 |
|--|---|---------------|---|-----|-------------|-----|--------------|-----|---|
|  | s | Slave Address | 0 | ACK | Reg Address | АСК | Data Address | АСК | Р |

Figure 10: I<sup>2</sup>C Write Example (Write Single Register)

|                   | 1   | 8           | 1   | 1 | 7             | 1 | 1   | 8    |        |
|-------------------|-----|-------------|-----|---|---------------|---|-----|------|--------|
| S Slave Address 0 | АСК | Reg Address | АСК | s | Slave Address | 1 | АСК | Data | NACK P |

### Figure 11: I<sup>2</sup>C Read Example (Read Single Register)



Figure 12: I<sup>2</sup>C Write Example (Write Multiple Registers)



Figure 13: I<sup>2</sup>C Read Example (Read Multiple Registers)

## I<sup>2</sup>C REGISTER MAP

| Register Name | Register<br>Address | R/W | Description   |
|---------------|---------------------|-----|---|
| REG00h        | 0x00                | R/W | Minimum input voltage.  |
| REG01h        | 0x01                | R/W | Battery voltage regulation, input OVP, sense resistor, and termination current. |
| REG02h        | 0x02                | R/W | Fast charge current and pre-charge current.                                     |
| REG03h        | 0x03                | R/W | Timers.   |
| REG04h        | 0x04                | R/W | Battery pre-charge threshold, NTC, ADC, and thermal regulation.                 |
| REG05h        | 0x05                | R/W | Boost current limit.  |
| REG06h        | 0x06                | R/W | Boost voltage 1.  |
| REG07h        | 0x07                | R/W | Boost voltage 2.  |
| REG08h        | 0x08                | R/W | Charge configuration and input current limit.                                   |
| REG09h        | 0x09                | R/W | SYS load detection and discharge protection.                                    |
| REG0Ah        | 0x0A                | R/W | JEITA.  |
| REG0Bh        | 0x0B                | R/W | NTC action.   |
| REG0Ch        | 0x0C                | R/W | Interrupt mask 1.   |
| REG0Dh        | 0x0D                | R/W | Interrupt mask 2.   |
| REG0Eh        | 0x0E                | R   | Status.   |
| REG0Fh        | 0x0F                | R   | Fault 1.  |
| REG10h        | 0x10                | R   | Fault 2.  |
| REG11h        | 0x11                | R   | Input voltage ADC conversion (charge mode and boost mode).                      |
| REG12h        | 0x12                | R   | SYS voltage ADC conversion (boost mode).  |
| REG13h        | 0x13                | R   | Battery voltage ADC conversion (charge mode and boost mode).                    |
| REG14h        | 0x14                | R   | Battery current ADC conversion (charge mode and boost mode).                    |
| REG15h        | 0x15                | R   | Q1 current ADC conversion (charge mode and boost mode).                         |
| REG16h        | 0x16                | R   | SYS current ADC conversion (boost mode).  |
| REG17h        | 0x17                | R   | NTC ADC conversion (charge mode and boost mode).                                |
| REG18h        | 0x18                | R   | PMID ADC conversion (charge mode and boost mode).                               |
| REG19h        | 0x19                | R/W | IC address and boost LS-FET peak current limit.                                 |
| REG1Ah        | 0x1A                | R/W | OTP configuration control register.   |

## I<sup>2</sup>C REGISTER DESCRIPTION

**Legend:** POR = default value; WTD = watchdog; R/W = read/write; R = read-only, OTP-configurable = the register's default value can be configured via the OTP

### Minimum Input Voltage (00h)

| Bit | Name       | POR | REG_RST<br>Reset | WTD<br>Reset | R/W   | Description                                     | Comment   |
|-----|------------|-----|------------------|--------------|-------|---|---|
| 7   | DEC DST    | 0   | Voc              | No           |       | 0: Keeps the current register settings          | This bit reset the registers to their default values. |
| /   | REG_RST    | U   | 165              | NO           | N/ VV | 1: Resets the registers to their default values | After reset, this bit go back to 0 automatically.     |
| 6   | VIN_MIN[6] | 0   | Yes              | No           | R/W   | 7680mV.   |   |
| 5   | VIN_MIN[5] | 0   | Yes              | No           | R/W   | 3840mV.   | These bits set the minimum                            |
| 4   | VIN_MIN[4] | 0   | Yes              | No           | R/W   | 1920mV.   | V <sub>IN</sub> .                                     |
| 3   | VIN_MIN[3] | 1   | Yes              | No           | R/W   | 960mV.  | Offset: 3.12V<br>Range: 3.12V to 18.36V               |
| 2   | VIN_MIN[2] | 0   | Yes              | No           | R/W   | 480mV.  | Default: 4.44V  |
| 1   | VIN_MIN[1] | 1   | Yes              | No           | R/W   | 240mV.  | OTP-configurable.                                     |
| 0   | VIN_MIN[0] | 1   | Yes              | No           | R/W   | 120mV.  |   |

### Battery Voltage Regulation, Input OVP, Sense Resistor, and Termination Current (01h)

| Bit | Name         | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description                           | Comment                                  |
|-----|--------------|-----|------------------|--------------|-----|---------------------------------------|--|
| 7   | RSNS         | 1   | Yes              | No           | R/W | 0: 5mΩ<br>1: 10mΩ                     | Default: 1 (10mΩ)<br>OTP-configurable.   |
| 6   | VINOVP[1]    | 1   | Yes              | No           | R/W | 00: 6.4V<br>01: 11.2V                 | These bits set V <sub>IN_OVP</sub> .     |
| 5   | VINOVP[0]    | 1   | Yes              | No           | R/W | 10: 14V<br>11: 16.8V                  | OTP-configurable.                        |
| 4   | VBATT_REG[2] | 0   | Yes              | Yes          | R/W | 000: 3.6V<br>001: 4.1V                |  |
| 3   | VBATT_REG[1] | 1   | Yes              | Yes          | R/W | 010: 4.15V<br>011: 4.2V<br>100: 4.3V  | Default: 011 (4.2V)<br>OTP-configurable. |
| 2   | VBATT_REG[0] | 1   | Yes              | Yes          | R/W | 101: 4.35V<br>110: 4.4V<br>111: 4.45V |  |
| 1   | ITERM[1]     | 0   | Yes              | Yes          | R/W | 00: 50mA<br>01: 100mA                 | Default: 01 (100mA)                      |
| 0   | ITERM[0]     | 1   | Yes              | Yes          | R/W | 10: 200mA<br>11: 400mA                | OTP-configurable.                        |

### Fast Charge Current and Pre-Charge Current (02h)

| Bit | Name    | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description            | Comment   |
|-----|---------|-----|------------------|--------------|-----|------------------------|---|
| 7   | ICC[5]  | 0   | Yes              | Yes          | R/W | 3200mA.                |   |
| 6   | ICC[4]  | 0   | Yes              | Yes          | R/W | 1600mA.                | Offset: 500mA   |
| 5   | ICC[3]  | 1   | Yes              | Yes          | R/W | 800mA.                 | Range: 500mA to 6A<br>Default: 2000mA                     |
| 4   | ICC[2]  | 1   | Yes              | Yes          | R/W | 400mA.                 | If Icc exceeds 6A, the current is clamped at the register |
| 3   | ICC[1]  | 1   | Yes              | Yes          | R/W | 200mA.                 | value, 110111 (6A).                                       |
| 2   | ICC[0]  | 1   | Yes              | Yes          | R/W | 100mA.                 | OIP-configurable.   |
| 1   | IPRE[1] | 0   | Yes              | Yes          | R/W | 00: 50mA<br>01: 100mA  | Default: 01 (100mA)                                       |
| 0   | IPRE[0] | 1   | Yes              | Yes          | R/W | 10: 200mA<br>11: 400mA | OTP-configurable.   |

### Timers (03h)

| Bit | Name               | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description                      | Comment   |
|-----|--------------------|-----|------------------|--------------|-----|----------------------------------|---|
| 7   | FSW[1]             | 0   | Yes              | Yes          | R/W | 00: 500kHz<br>01: 600kHz         | Default: 600kHz   |
| 6   | FSW[0]             | 1   | Yes              | Yes          | R/W | 10: 800kHz<br>11: 1000kHz        | OTP-configurable.   |
| 5   | WD_TIMER_<br>RESET | 0   | Yes              | No           | R/W | 0: Normal<br>1: Reset            | Default: Normal<br>This bit resets back to 0 after<br>the timer resets.                   |
| 4   | WD[1]              | 0   | Yes              | No           | R/W | 00: Timer is disabled<br>01: 40s | These bits set the I <sup>2</sup> C watchdog timer.<br>Default: 01 (40s)                  |
| 3   | WD[0]              | 1   | Yes              | No           | R/W | 10: 80s<br>11: 160s              | The watchdog timer is<br>available in charge mode and<br>boost mode.<br>OTP-configurable. |
| 2   | CHG_TMR[1]         | 1   | Yes              | Yes          | R/W | 00: 5hrs<br>01: 10hrs            | These bits set the charger<br>safety timer.<br>Default: 11 (20hrs)                        |
| 1   | CHG_TMR[0]         | 1   | Yes              | Yes          | R/W | 10: 15hrs<br>11: 20hrs           | It is whole charge stage include PRE, CC and CV. OTP-configurable.                        |
| 0   | EN_TIMER           | 1   | Yes              | Yes          | R/W | 0: Disabled<br>1: Enabled        | This bit enables the charger<br>safety timer.<br>Default: 1 (enabled)                     |

### Battery Pre-Charge Threshold, NTC, ADC, and Thermal Regulation (04h)

| Bit | Name         | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description  | Comment   |
|-----|--------------|-----|------------------|--------------|-----|--|---|
| 7   | EN_NTC       | 1   | Yes              | No           | R/W | 0: Disabled<br>1: Enabled  | Default: 1 (enabled)<br>If the NTC is disabled, then<br>$V_{NTC}$ is also disabled.<br>OTP-configurable.  |
| 6   | NTC_ACTION   | 1   | Yes              | No           | R/W | 0: Only issues an INT<br>signal when V <sub>NTC</sub><br>reaches the NTC<br>threshold<br>1: INT and action | This bit sets the NTC action.<br>Default: 1<br>OTP-configurable.  |
| 5   | VBATT_PRE[1] | 1   | Yes              | Yes          | R/W | 00: 2.5V<br>01: 2.8V   |   |
| 4   | VBATT_PRE[0] | 0   | Yes              | Yes          | R/W | 10: 3V<br>11: reserved   | Default: 10 (3V)  |
| 3   | TJ_REG[1]    | 1   | Yes              | Yes          | R/W | 00: 60°C<br>01: 80°C   | These bits set the thermal  |
| 2   | TJ_REG[0]    | 1   | Yes              | Yes          | R/W | 10: 100°C<br>11: 120°C   | Default: 11 (120°C)   |
| 1   | ADC_START    | 0   | Yes              | Yes          | R/W | 0: ADC conversion is<br>not active<br>1: ADC conversion is<br>active                                       | Default: 0<br>This bit is only read when<br>ADC_RATE = 1. This bit<br>remains high during ADC<br>conversion.<br>This bit is self-reset if written<br>to 1 when ADC_RATE = 0.<br>In charge mode and boost<br>mode, the ADC always works<br>in continuous mode. When<br>only the battery is present in<br>standby mode, the ADC can<br>be controlled by this bit. |
| 0   | ADC_RATE     | 0   | Yes              | Yes          | R/W | 0: One-shot conversion<br>1: Continuous<br>conversion  | Default: 0  |

### Boost Current Limit (05h)

P

| Bit | Name    | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description   | Comment  |
|-----|---------|-----|------------------|--------------|-----|---|--|
| 7   | VIN_DSG | 0   | Yes              | No           | R/W | 0: V <sub>IN</sub> discharge is<br>disabled<br>1: V <sub>IN</sub> discharge is<br>enabled | This bit enables the dummy<br>V <sub>IN</sub> discharge from IN to<br>GND.<br>Default: 0<br>1000Ω dummy load |

| 6 | SYS_DSG     | 0 | Yes | No  | R/W | 0: V <sub>SYS</sub> discharge is<br>disabled<br>1: V <sub>SYS</sub> discharge is<br>enabled | This bit enables the dummy $V_{SYS}$ discharge from SYS to GND.<br>Default: 0<br>1000 $\Omega$ dummy load |
|---|-------------|---|-----|-----|-----|---|---|
| 5 | IBST_LIM[5] | 0 | Yes | Yes | R/W | 1600mA.   |   |
| 4 | IBST_LIM[4] | 0 | Yes | Yes | R/W | 800mA.  |   |
| 3 | IBST_LIM[3] | 0 | Yes | Yes | R/W | 400mA.  | These bits set IBST_LIMIT.  |
| 2 | IBST_LIM[2] | 0 | Yes | Yes | R/W | 200mA.  | Offset: 500mA<br>Default: 500mA   |
| 1 | IBST_LIM[1] | 0 | Yes | Yes | R/W | 100mA.  |   |
| 0 | IBST_LIM[0] | 0 | Yes | Yes | R/W | 50mA.   |   |

### Boost Voltage 1 (06h)

| Bit | Name    | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description | Comment                            |
|-----|---------|-----|------------------|--------------|-----|-------------|------------------------------------|
| 7   | VBST[7] | 0   | Yes              | Yes          | R/W | 10240mV.    |                                    |
| 6   | VBST[6] | 0   | Yes              | Yes          | R/W | 5120mV.     |                                    |
| 5   | VBST[5] | 0   | Yes              | Yes          | R/W | 2560mV.     | Highest 8 bits of VBST[9:0].       |
| 4   | VBST[4] | 0   | Yes              | Yes          | R/W | 1280mV.     | Offset: 4.3V<br>Range: 4.3V to 15V |
| 3   | VBST[3] | 1   | Yes              | Yes          | R/W | 640mV.      | Default: 5V                        |
| 2   | VBST[2] | 0   | Yes              | Yes          | R/W | 320mV.      | (1001001001), it is clamped.       |
| 1   | VBST[1] | 0   | Yes              | Yes          | R/W | 160mV.      |                                    |
| 0   | VBST[0] | 0   | Yes              | Yes          | R/W | 80mV.       |                                    |

### Boost Voltage 2 (07h)

| Bit | Name      | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description  | Comment  |
|-----|-----------|-----|------------------|--------------|-----|--|--|
| 7   | RESERVED  | -   | -                | -            | -   | -  | -  |
| 6   | RESERVED  | -   | -                | -            | -   | -  | -  |
| 5   | BSTOVP[1] | 0   | Yes              | No           | R/W | 00: 110% of VBATT_REG  | These bits set the boost OVP threshold.                              |
| 4   | BSTOVP[0] | 1   | Yes              | No           | R/W | 10: 113% Of VBATT_REG<br>10: 120% of VBATT_REG<br>11: Reserved | Default: 01 (115% of<br>V <sub>BATT_REG</sub> )<br>OTP-configurable. |

| 3 | BSTOVP_EN | 1 | Yes | No  | R/W | 0: Disabled<br>1: Enabled                         | This bit enables boost OVP.<br>Default: 1 (enabled)<br>OTP-configurable. |
|---|-----------|---|-----|-----|-----|---|--|
| 2 | VBST_SET  | 0 | Yes | No  | R/W | 0: Internal DAC setting<br>1: External FB setting | This bit sets VBST.<br>Default: 0<br>OTP-configurable.                   |
| 1 | VBST[9]   | 1 | Yes | Yes | R/W | 40mV.   | Lowest 2 bits of VBST.   |
| 0 | VBST[8]   | 1 | Yes | Yes | R/W | 20mV.   | Default: 11  |

### Charge Configuration and Input Current Limit (08h)

| Bit | Name       | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description  | Comment  |
|-----|------------|-----|------------------|--------------|-----|--|--|
| 7   | IIN_LIM[3] | 0   | Yes              | No           | R/W | 0000: 500mA<br>0001: 900mA<br>0010: 1000mA<br>0011: 1200mA   |  |
| 6   | IIN_LIM[2] | 0   | Yes              | No           | R/W | 0100: 1500mA<br>0101: 1800mA<br>0110: 2000mA<br>0111: 2100mA | These bits set IIN_LIMIT.  |
| 5   | IIN_LIM[1] | 0   | Yes              | No           | R/W | 1000: 2200mA<br>1001: 2400mA<br>1010: 2800mA<br>1011: 3000mA | OTP-configurable.  |
| 4   | IIN_LIM[0] | 0   | Yes              | No           | R/W | 1100: 3200mA<br>1101: 3500mA<br>1110: 3500mA<br>1111: 3500mA |  |
| 3   | Q1_EN      | 1   | Yes              | No           | R/W | 0: Q1 is disabled<br>1: Q1 is enabled                        | This bit enables Q1.<br>Default: 1 (Q1 is enabled)<br>In boost mode, if this bit is<br>disabled, VBST[9:0] is reset<br>to the default value.<br>OTP-configurable.  |
| 2   | Q2_EN      | 0   | Yes              | No           | R/W | 0: Q2 is disabled<br>1: Q2 is enabled                        | This bit enables Q2.<br>Default: 0 (Q2 is disabled)<br>In boost mode, if this bit is<br>disabled, VBST[9:0] is reset<br>to the default value.<br>OTP-configurable. |
| 1   | CONFIG[1]  | 0   | Yes              | Yes          | R/W | 00: Standby<br>01: Charge                                    | Default 01 (abarga)  |
| 0   | CONFIG[0]  | 1   | Yes              | Yes          | R/W | 10: Charge suspended<br>11: Boost                            | Derault. OT (charge)   |

### SYS Load Detection and Discharge Protection (09h)

| Bit | Name                 | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description   | Comment  |
|-----|----------------------|-----|------------------|--------------|-----|---|--|
| 7   | SYS_EN_<br>PLUG      | 1   | Yes              | No           | R/W | 0: SYS plug-in detection<br>is disabled<br>1: SYS plug-in<br>detection is enabled | Default: 1<br>OTP-configurable.  |
| 6   | SYS_PLUG_IN          | 0   | Yes              | No           | R/W | 0: SYS is not plugged in<br>1: A SYS plug-in is<br>detected                       | When SYS_EN_PLUG is<br>enabled, once the V <sub>SYS</sub><br>drops below 80% of V <sub>BATT</sub> ,<br>a SYS plug-in is detected,<br>SYS_PLUG_IN is set to 1,<br>and an INT signal is<br>asserted. This bit can only<br>be cleared when the host<br>writes 0 to SYS_EN_PLUG<br>and then to this bit.<br>Default: 0 |
| 5   | NOLOAD_<br>THR[1]    | 0   | Yes              | No           | R/W | 00: 25mA<br>01: 50mA  | These bits set the SYS no-   |
| 4   | NOLOAD_<br>THR[0]    | 1   | Yes              | No           | R/W | 00: 75mA<br>01: 100mA   | Default: 01 (50mA)   |
| 3   | IBATT_DSG_<br>LIM[2] | 1   | Yes              | No           | R/W | 000: IBATT_DSG_LIM is<br>disabled   | These bits set the battery   |
| 2   | IBATT_DSG_<br>LIM[1] | 0   | Yes              | No           | R/W | 010: 5.5A<br>011: 6A<br>100: 6.5A   | discharge I <sub>LIMIT</sub> in boost<br>mode.<br>Default: 101 (7A)  |
| 1   | IBATT_DSG_<br>LIM[0] | 1   | Yes              | No           | R/W | 101: 7A<br>110: 7.5A<br>111: 8A   | OTP-configurable.  |
| 0   | BATT_UVLO            | 0   | Yes              | No           | R/W | 0: 2.5V<br>1: 2.7V  | Default: 0 (2.5V)<br>OTP-configurable.   |

### JEITA (0Ah)

| Bit | Name    | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description  | Comment   |
|-----|---------|-----|------------------|--------------|-----|--|---|
| 7   | VHOT[1] | 0   | Yes              | No           | R/W | 00: 31% of VVNTC (65°C)<br>01: 34% of VVNTC (60°C)                             | These bits set the hot threshold. The thermistor is 103AT.            |
| 6   | VHOT[0] | 1   | Yes              | No           | R/W | 10: 37.2% of V <sub>VNTC</sub> (55°C)<br>11: 40.6% of V <sub>VNTC</sub> (50°C) | Default: 01 (34% of V <sub>VNTC</sub><br>[60°C])<br>OTP-configurable. |

| 5         VWARM[1]         0         Yes         No         R/W         00: 47.6% of Vvntc (40°C)<br>01: 44.1% of Vvntc (45°C)<br>10: 40.6% of Vvntc (45°C)<br>10: 40.6% of Vvntc (55°C)         These bits set the warm<br>threshold. The thermistor<br>is 103AT.           4         VWARM[0]         1         Yes         No         R/W         00: 72% of Vvntc (45°C)<br>11: 37.2% of Vvntc (55°C)         Default: 01 (44.1% of<br>Vvntc [45°C])           3         VCOOL[1]         1         Yes         No         R/W         00: 72% of Vvntc (0°C)<br>01: 70% of Vvntc (55°C)         These bits set the cool<br>threshold. The thermistor<br>is 103AT.           2         VCOOL[0]         0         Yes         No         R/W         00: 72% of Vvntc (10°C)<br>01: 70% of Vvntc (15°C)         These bits set the cool<br>threshold. The thermistor<br>is 103AT.           1         VCOOL[0]         0         Yes         No         R/W         00: 74% of Vvntc (10°C)<br>01: 72% of Vvntc (15°C)         These bits set the cold<br>threshold. The thermistor<br>is 103AT.           1         VCOLD[1]         0         Yes         No         R/W         00: 74% of Vvntc (-5°C)<br>01: 72% of Vvntc (15°C)         These bits set the cold<br>threshold. The thermistor<br>is 103AT.           0         VCOLD[0]         1         Yes         No         R/W         00: 74% of Vvntc (-5°C)<br>01: 72% of Vvntc (+10°C)         These bits set the cold<br>threshold. The thermistor<br>is 103AT. |   |          |   |     |    |     |   |   |
|---|---|----------|---|-----|----|-----|---|---|
| 4         VWARM[0]         1         Yes         No         R/W         10: 40.6% of VvNTC (50°C)<br>11: 37.2% of VvNTC (50°C)         Default: 01 (44.1% of<br>VvNTC [45°C])         Default: 01 (44.1% of<br>VvNTC [45°C])           3         VCOOL[1]         1         Yes         No         R/W         00: 72% of VvNTC (0°C)<br>01: 70% of VvNTC (10°C)         These bits set the cool<br>threshold. The thermistor<br>is 103AT.           2         VCOOL[0]         0         Yes         No         R/W         00: 72% of VvNTC (10°C)<br>01: 70% of VvNTC (10°C)         Default: 10 (67.2% of<br>VvNTC [10°C])           1         VCOLD[1]         0         Yes         No         R/W         00: 74% of VvNTC (10°C)<br>01: 72% of VvNTC (15°C)         These bits set the cold<br>threshold. The thermistor<br>is 103AT.           1         VCOLD[1]         0         Yes         No         R/W         00: 74% of VvNTC (-5°C)<br>01: 72% of VvNTC (0°C)         These bits set the cold<br>threshold. The thermistor<br>is 103AT.           0         VCOLD[0]         1         Yes         No         R/W         00: 74% of VvNTC (-5°C)<br>01: 72% of VvNTC (0°C)         Default: 01 (72% of VvNTC<br>is 103AT.           0         VCOLD[0]         1         Yes         No         R/W         00: 74% of VvNTC (+5°C)<br>11: 67.2% of VvNTC (+10°C)         Default: 01 (72% of VvNTC<br>is 103AT.   | 5 | VWARM[1] | 0 | Yes | No | R/W | 00: 47.6% of Vvnтс (40°С)<br>01: 44.1% of Vvnтс (45°С)                        | These bits set the warm threshold. The thermistor is 103AT.             |
| 3       VCOOL[1]       1       Yes       No       R/W       00: 72% of VvNTC (0°C)<br>01: 70% of VvNTC (5°C)<br>10: 67.2% of VvNTC (10°C)<br>11: 64.3% of VvNTC (10°C)<br>11: 64.3% of VvNTC (15°C)       These bits set the cool<br>threshold. The thermistor<br>is 103AT.         2       VCOOL[0]       0       Yes       No       R/W       11: 64.3% of VvNTC (10°C)<br>11: 64.3% of VvNTC (15°C)       Default: 10 (67.2% of<br>VvNTC [10°C])       Default: 10 (67.2% of<br>VvNTC [10°C])         1       VCOLD[1]       0       Yes       No       R/W       00: 74% of VvNTC (-5°C)<br>01: 72% of VvNTC (0°C)       These bits set the cold<br>threshold. The thermistor<br>is 103AT.         0       VCOLD[1]       0       Yes       No       R/W       00: 74% of VvNTC (-5°C)<br>01: 72% of VvNTC (0°C)       These bits set the cold<br>threshold. The thermistor<br>is 103AT.         0       VCOLD[0]       1       Yes       No       R/W       00: 74% of VvNTC (-5°C)<br>01: 70% of VvNTC (0°C)       Default: 01 (72% of VvNTC<br>[0°C])         0       VCOLD[0]       1       Yes       No       R/W       00: 74% of VvNTC (+10°C)       Default: 01 (72% of VvNTC<br>[0°C])         0       VCOLD[0]       1       Yes       No       R/W       00: 74% of VvNTC (+10°C)       Default: 01 (72% of VvNTC<br>[0°C])  | 4 | VWARM[0] | 1 | Yes | No | R/W | 10: 40.6% of Vvntc (50°С)<br>11: 37.2% of Vvntc (55°С)                        | Default: 01 (44.1% of<br>V <sub>VNTC</sub> [45°C])<br>OTP-configurable. |
| 2       VCOOL[0]       0       Yes       No       R/W       10: 67.2% of VvNTc (10°C)<br>11: 64.3% of VvNTc (15°C)       Default: 10 (67.2% of<br>VvNTc [10°C])       Default: 10 (67.2% of<br>VvNTc [10°C])         1       VCOLD[1]       0       Yes       No       R/W       00: 74% of VvNTc (-5°C)<br>01: 72% of VvNTc (0°C)       These bits set the cold<br>threshold. The thermistor<br>is 103AT.         0       VCOLD[0]       1       Yes       No       R/W       11: 67.2% of VvNTc (+5°C)<br>01: 72% of VvNTc (+5°C)       These bits set the cold<br>threshold. The thermistor<br>is 103AT.         0       VCOLD[0]       1       Yes       No       R/W       11: 67.2% of VvNTc (+10°C)       Default: 01 (72% of VvNTc<br>[0°C])         0       VCOLD[0]       1       Yes       No       R/W       00: 74% of VvNTc (+10°C)       Default: 01 (72% of VvNTc<br>[0°C])   | 3 | VCOOL[1] | 1 | Yes | No | R/W | 00: 72% of VVNTC (0°C)<br>01: 70% of VVNTC (5°C)                              | These bits set the cool threshold. The thermistor is 103AT.             |
| 1       VCOLD[1]       0       Yes       No       R/W       00: 74% of V_VNTC (-5°C) 01: 72% of V_VNTC (0°C) 11: 72% of V_VNTC (0°C) 11: 67.2% of V_VNTC (+5°C) 11: 67.2% of V_VNTC (+10°C)       These bits set the cold threshold. The thermistor is 103AT.         0       VCOLD[0]       1       Yes       No       R/W       11: 67.2% of V_VNTC (+5°C) 11: 67.2% of V_VNTC (+10°C)       Default: 01 (72% of V_VNTC [0°C]) 0TP-configurable.  | 2 | VCOOL[0] | 0 | Yes | No | R/W | 10: 67.2% of Vvnтс (10°С)<br>11: 64.3% of Vvnтс (15°С)                        | Default: 10 (67.2% of V <sub>VNTC</sub> [10°C])<br>OTP-configurable.    |
| 0         VCOLD[0]         1         Yes         No         R/W         10: 70% of V <sub>VNTC</sub> (+5°C)<br>11: 67.2% of V <sub>VNTC</sub> (+10°C)         Default: 01 (72% of V <sub>VNTC</sub><br>[0°C])         Default: 01 (72% of V <sub>VNTC</sub><br>[0°C])           0         VCOLD[0]         1         Yes         No         R/W         10: 70% of V <sub>VNTC</sub> (+10°C)         Default: 01 (72% of V <sub>VNTC</sub><br>[0°C])         Default: 01 (72% of V <sub>VNTC</sub>  | 1 | VCOLD[1] | 0 | Yes | No | R/W | 00: 74% of VVNTC (-5°C)<br>01: 72% of VVNTC (0°C)                             | These bits set the cold threshold. The thermistor is 103AT.             |
|   | 0 | VCOLD[0] | 1 | Yes | No | R/W | 10: 70% of V <sub>VNTC</sub> (+5°Ć)<br>11: 67.2% of V <sub>VNTC</sub> (+10°C) | Default: 01 (72% of V <sub>VNTC</sub><br>[0°C])<br>OTP-configurable.    |

### NTC Actions (0Bh)

| Bit | Name          | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description   | Comment   |
|-----|---------------|-----|------------------|--------------|-----|---|---|
| 7   | JEITA_VSET[1] | 1   | Yes              | No           | R/W | 00: V <sub>BATT_REG</sub> - 100mV<br>01: V <sub>BATT_REG</sub> - 150mV            | Default: 10 (V <sub>BATT_REG</sub> -            |
| 6   | JEITA_VSET[0] | 0   | Yes              | No           | R/W | 10: Vbatt_reg - 200mV<br>11: Vbatt_reg - 250mV                                    | 200mV)  |
| 5   | JEITA_ISET[1] | 0   | Yes              | No           | R/W | 00: 50% of Icc<br>01: 20% of Icc  | Default: 00 (50% of Lee)                        |
| 4   | JEITA_ISET[0] | 0   | Yes              | No           | R/W | 10: 10% of Icc<br>11: 0% of Icc   |   |
| 3   | WARM_ACT[1]   | 0   | Yes              | No           | R/W | 00: No action<br>01: Reduces V <sub>BATT_REG</sub><br>10: Reduces I <sub>CC</sub> | These bits set the warm action.                 |
| 2   | WARM_ACT[0]   | 1   | Yes              | No           | R/W | 11: Reduces both VBATT_REG and Icc when NTC is warm                               | Default: 01 (reduces<br>V <sub>BATT_REG</sub> ) |
| 1   | COOL_ACT[1]   | 1   | Yes              | No           | R/W | 00: No action<br>01: Reduce V <sub>BATT_REG</sub><br>10: Reduces Icc              | These bits set the cool action.                 |
| 0   | COOL_ACT[0]   | 0   | Yes              | No           | R/W | 11: Reduces both V <sub>BATT_REG</sub> and I <sub>CC</sub> when NTC is cool       | Default: 10 (reduces Icc)                       |

### Interrupt Mask 1 (0Ch)

| Bit | Name       | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description                | Comment                 |
|-----|------------|-----|------------------|--------------|-----|----------------------------|-------------------------|
| 7   | VINOK_STAT | 0   | Yes              | No           | R/W | 0: Not masked<br>1: Masked | Default: 0 (not masked) |

| 6 | CHG_DONE   | 0 | Yes | No | R/W | 0: Not masked<br>1: Masked | Default: 0 (not masked) |
|---|------------|---|-----|----|-----|----------------------------|-------------------------|
| 5 | VDPM_STAT  | 0 | Yes | No | R/W | 0: Not masked<br>1: Masked | Default: 0 (not masked) |
| 4 | IDPM_STAT  | 0 | Yes | No | R/W | 0: Not masked<br>1: Masked | Default: 0 (not masked) |
| 3 | THERM_REG  | 0 | Yes | No | R/W | 0: Not masked<br>1: Masked | Default: 0 (not masked) |
| 2 | TSD_FAULT  | 0 | Yes | No | R/W | 0: Not masked<br>1: Masked | Default: 0 (not masked) |
| 1 | WD_FAULT   | 0 | Yes | No | R/W | 0: Not masked<br>1: Masked | Default: 0 (not masked) |
| 0 | Q2_NO_LOAD | 0 | Yes | No | R/W | 0: Not masked<br>1: Masked | Default: 0 (not masked) |

### Interrupt Mask 2 (0Dh)

| Bit | Name              | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description                | Comment                 |
|-----|-------------------|-----|------------------|--------------|-----|----------------------------|-------------------------|
| 7   | BATT_FAULT        | 0   | Yes              | No           | R/W | 0: Not masked<br>1: Masked | Default: 0 (not masked) |
| 6   | CHG TMR_<br>FAULT | 0   | Yes              | No           | R/W | 0: Not masked<br>1: Masked | Default: 0 (not masked) |
| 5   | IN_OC             | 0   | Yes              | No           | R/W | 0: Not masked<br>1: Masked | Default: 0 (not masked) |
| 4   | SYS_OC            | 0   | Yes              | No           | R/W | 0: Not masked<br>1: Masked | Default: 0 (not masked) |
| 3   | BOOST_OV          | 0   | Yes              | No           | R/W | 0: Not masked<br>1: Masked | Default: 0 (not masked) |
| 2   | RESERVED          | 0   | Yes              | No           | R/W | -                          | -                       |
| 1   | SYS_PLUG_IN       | 0   | Yes              | No           | R/W | 0: Not masked<br>1: Masked | Default: 0 (not masked) |
| 0   | NTC_FAULT         | 0   | Yes              | No           | R/W | 0: Not masked<br>1: Masked | Default: 0 (not masked) |

### Status (0Eh)

| Bit | Name       | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description  | Comment   |
|-----|------------|-----|------------------|--------------|-----|--|---|
| 7   | VINOK_STAT | 0   | No               | No           | R   | 0: V <sub>IN</sub> is not okay<br>1: V <sub>IN</sub> is okay | Default: 0 (V <sub>IN</sub> is not okay)<br>Valid in charge mode and<br>standby mode, otherwise it is<br>0. |

MP2770 Rev. 1.0 4/11/2023

| 6 | CHG_STAT [2] | 0 | No | No | R | 000: Not charging                    |  |
|---|--------------|---|----|----|---|--------------------------------------|--|
| 5 | CHG_STAT [1] | 0 | No | No | R | 001: Pre-charge mode<br>010: CC mode | Default: 000 (not charging)  |
| 4 | CHG_STAT [0] | 0 | No | No | R | 011: Charging complete               | g  |
| 3 | VINDPM_STAT  | 0 | No | No | R | 0: Normal<br>1: V <sub>IN</sub> DPM  | Default: 0 (normal)<br>Valid in charge mode,<br>otherwise it is 0.   |
| 2 | IINDPM_STAT  | 0 | No | No | R | 0: Normal<br>1: Iı∖ DPM              | Default: 0 (normal)<br>Valid in charge mode,<br>otherwise it is 0.   |
| 1 | THERM_REG    | 0 | No | No | R | 0: Normal<br>1: Thermal regulation   | Default: 0 (normal)<br>Valid in charge mode,<br>otherwise it is 0.   |
| 0 | Q2_NO_LOAD   | 0 | No | No | R | 0: Normal<br>1: Q2 no load           | This bit sets the Q2 no-load<br>current threshold.<br>Default: 0 (normal)<br>Valid in pass-through mode<br>and boost mode, otherwise it<br>is 0. |

### Fault 1 (0Fh)

| Bit | Name                     | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description  | Comment  |
|-----|--------------------------|-----|------------------|--------------|-----|--|--|
| 7   | RESERVED                 | -   | -                | -            | -   | -  | -  |
| 6   | RESERVED                 | -   | -                | -            | -   | -  | -  |
| 5   | INPUT_OV                 | 0   | No               | No           | R   | 0: Normal<br>1: An input over-voltage<br>(OV) fault has occurred                 | Default: 0 (normal)<br>Valid in charge mode. This bit<br>shares INT and INT mask<br>control of VINOK_STAT.   |
| 4   | INPUT_<br>REMOVED/<br>UV | 0   | No               | No           | R   | 0: Normal<br>1: Input is removed, an<br>under-voltage (UV) fault<br>has occurred | Default: 0 (normal)<br>Valid in charge mode. This bit<br>shares INT and INT mask<br>control of VINOK_STAT.   |
| 3   | TSD_<br>FAULT            | 0   | No               | No           | R   | 0: Normal<br>1: Thermal shutdown   | Default: 0 (normal)<br>Valid in charge mode and<br>boost mode. In boost mode,<br>when thermal shutdown<br>occurs, the boost and Q1 (or<br>Q2) are turned off, and<br>VBST[9:0] is reset to the<br>default value. |

| 2 | WD_FAULT         | 0 | No | No | R | 0: Normal<br>1: Watchdog timer expires             | Default: 0 (normal)<br>Valid in charge mode and<br>boost mode. |
|---|------------------|---|----|----|---|--|--|
| 1 | BATT_<br>FAULT   | 0 | No | No | R | 0: Normal<br>1: A battery OV fault has<br>occurred | Default: 0 (normal)<br>Valid in charge mode.                   |
| 0 | CHGTMR<br>_FAULT | 0 | No | No | R | 0: Normal<br>1: Safety timer expires               | Default: 0 (normal)<br>Valid in charge mode.                   |

An interrupt is asserted when any bit of this REG changes.

### Fault 2 (10h)

| Bit | Name             | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description  | Comment   |  |
|-----|------------------|-----|------------------|--------------|-----|--|---|--|
| 7   | RESERVED         | -   | -                | -            | -   | -  | -   |  |
| 6   | IN_OC            | 0   | No               | No           | R   | 0: Normal<br>1: A boost output OC fault<br>on IN has occurred  | Default: 0 (normal)<br>Valid in boost mode. When an<br>IN OC fault occurs, Q1 turns<br>off, INT is asserted, and<br>VBST[9:0] is reset to the<br>default value.   |  |
| 5   | SYS_OC           | 0   | No               | No           | R   | 0: Normal<br>1: A boost output OC fault<br>on SYS has occurred | Default: 0 (normal)<br>Valid in boost mode and<br>pass-through mode. In boost<br>mode, when a SYS OC fault<br>occurs, Q2 turns off, INT is<br>asserted, and VBST[9:0] is<br>reset to the default value. |  |
| 4   | BOOST OV         | 0   | No               | No           | R   | 0: Normal<br>1: A boost OV fault has<br>occurred               | Default: 0 (normal)<br>Valid in boost mode. When a<br>boost OV fault occurs, Q1 (or<br>Q2) turns off, INT is asserted,<br>and VBST[9:0] is reset to the<br>default value.                               |  |
| 3   | RESERVED         | -   | -                | -            | -   | -  | -   |  |
| 2   | NTC_<br>FAULT[2] | 0   | No               | No           | R   | Charge Mode:<br>000: Normal                                    | These bits set the NTC fault action.  |  |
| 1   | NTC_<br>FAULT[1] | 0   | No               | No           | R   | 010: NTC cool<br>011: NTC cold<br>100: NTC hot                 | Default: 000 (normal)<br>Valid in charge mode and<br>boost mode. In boost mode,   |  |
| 0   | NTC_<br>FAULT[0] | 0   | No               | No           | R   | Boost Mode:<br>000: Normal<br>011: NTC cold<br>100: NTC hot    | when an NTC fault occurs,<br>the boost and Q1 (or Q2) are<br>turned off, INT is asserted,<br>and VBST[9:0] is reset to the<br>default value.  |  |

An interrupt is asserted when any bit of this REG changes.

### Input Voltage ADC Conversion (11h)

| Bit | Name   | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description | Comment  |
|-----|--------|-----|------------------|--------------|-----|-------------|--|
| 7   | VIN[7] | 0   | No               | No           | R   | 10240mV.    |  |
| 6   | VIN[6] | 0   | No               | No           | R   | 5120mV.     |  |
| 5   | VIN[5] | 0   | No               | No           | R   | 2560mV.     |  |
| 4   | VIN[4] | 0   | No               | No           | R   | 1280mV.     | These bits set the V <sub>IN</sub> ADC conversion value. |
| 3   | VIN[3] | 0   | No               | No           | R   | 640mV.      | Offset: 0V<br>Range: 0V to 20.4V                         |
| 2   | VIN[2] | 0   | No               | No           | R   | 320mV.      |  |
| 1   | VIN[1] | 0   | No               | No           | R   | 160mV.      |  |
| 0   | VIN[0] | 0   | No               | No           | R   | 80mV.       |  |

### SYS Voltage ADC Conversion (12h)

| Bit | Name    | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description | Comment   |
|-----|---------|-----|------------------|--------------|-----|-------------|---|
| 7   | VSYS[7] | 0   | No               | No           | R   | 10240mV.    |   |
| 6   | VSYS[6] | 0   | No               | No           | R   | 5120mV.     |   |
| 5   | VSYS[5] | 0   | No               | No           | R   | 2560mV.     |   |
| 4   | VSYS[4] | 0   | No               | No           | R   | 1280mV.     | These bits set the V <sub>SYS</sub> ADC conversion value. |
| 3   | VSYS[3] | 0   | No               | No           | R   | 640mV.      | Offset: 0V<br>Range: 0V to 20.4V                          |
| 2   | VSYS[2] | 0   | No               | No           | R   | 320mV.      |   |
| 1   | VSYS[1] | 0   | No               | No           | R   | 160mV.      |   |
| 0   | VSYS[0] | 0   | No               | No           | R   | 80mV.       |   |

### Battery Voltage ADC Conversion (13h)

| Bit | Name     | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description | Comment  |
|-----|----------|-----|------------------|--------------|-----|-------------|--|
| 7   | VBATT[7] | 0   | No               | No           | R   | 2560mV.     |  |
| 6   | VBATT[6] | 0   | No               | No           | R   | 1280mV.     |  |
| 5   | VBATT[5] | 0   | No               | No           | R   | 640mV.      |  |
| 4   | VBATT[4] | 0   | No               | No           | R   | 320mV.      | These bits set the VBATT ADC conversion value. |
| 3   | VBATT[3] | 0   | No               | No           | R   | 160mV.      | Offset: 0V<br>Range: 0V to 5.1V                |
| 2   | VBATT[2] | 0   | No               | No           | R   | 80mV.       |  |
| 1   | VBATT[1] | 0   | No               | No           | R   | 40mV.       |  |
| 0   | VBATT[0] | 0   | No               | No           | R   | 20mV.       |  |

### **Battery Current ADC Conversion (14h)**

| Bit | Name     | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description | Comment                           |
|-----|----------|-----|------------------|--------------|-----|-------------|-----------------------------------|
| 7   | IBATT[7] | 0   | No               | No           | R   | 5120mA.     |                                   |
| 6   | IBATT[6] | 0   | No               | No           | R   | 2560mA.     |                                   |
| 5   | IBATT[5] | 0   | No               | No           | R   | 1280mA.     |                                   |
| 4   | IBATT[4] | 0   | No               | No           | R   | 640mA.      | 8 bits of IBATT ADC conversion.   |
| 3   | IBATT[3] | 0   | No               | No           | R   | 320mA.      | Offset: 0A<br>Range: 0A to 10.23A |
| 2   | IBATT[2] | 0   | No               | No           | R   | 160mA.      |                                   |
| 1   | IBATT[1] | 0   | No               | No           | R   | 80mA.       |                                   |
| 0   | IBATT[0] | 0   | No               | No           | R   | 40mA.       |                                   |

### Q1 Current ADC Conversion (15h)

| Bit | Name   | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description | Comment                                   |
|-----|--------|-----|------------------|--------------|-----|-------------|---|
| 7   | IQ1[7] | 0   | No               | No           | R   | 2560mA.     |   |
| 6   | IQ1[6] | 0   | No               | No           | R   | 1280mA.     |   |
| 5   | IQ1[5] | 0   | No               | No           | R   | 640mA.      |   |
| 4   | IQ1[4] | 0   | No               | No           | R   | 320mA.      | 8 bits of I <sub>Q1</sub> ADC conversion. |
| 3   | IQ1[3] | 0   | No               | No           | R   | 160mA.      | Offset: 0A<br>Range: 0A to 5.115A         |
| 2   | IQ1[2] | 0   | No               | No           | R   | 80mA.       |   |
| 1   | IQ1[1] | 0   | No               | No           | R   | 40mA.       |   |
| 0   | IQ1[0] | 0   | No               | No           | R   | 20mA.       |   |

### SYS Current ADC Conversion (16h)

| Bit | Name    | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description | Comment                                    |
|-----|---------|-----|------------------|--------------|-----|-------------|--|
| 7   | ISYS[7] | 0   | No               | No           | R   | 2560mA.     |  |
| 6   | ISYS[6] | 0   | No               | No           | R   | 1280mA.     |  |
| 5   | ISYS[5] | 0   | No               | No           | R   | 640mA.      |  |
| 4   | ISYS[4] | 0   | No               | No           | R   | 320mA.      | 8 bits of I <sub>SYS</sub> ADC conversion. |
| 3   | ISYS[3] | 0   | No               | No           | R   | 160mA.      | Offset: 0A<br>Range: 0A to 5.115A          |
| 2   | ISYS[2] | 0   | No               | No           | R   | 80mA.       |  |
| 1   | ISYS[1] | 0   | No               | No           | R   | 40mA.       |  |
| 0   | ISYS[0] | 0   | No               | No           | R   | 20mA.       |  |

### NTC ADC Conversion (17h)

| Bit | Name   | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description | Comment                                    |
|-----|--------|-----|------------------|--------------|-----|-------------|--|
| 7   | NTC[7] | 0   | No               | No           | R   | 640mV.      |  |
| 6   | NTC[6] | 0   | No               | No           | R   | 320mV.      |  |
| 5   | NTC[5] | 0   | No               | No           | R   | 160mV.      |  |
| 4   | NTC[4] | 0   | No               | No           | R   | 80mV.       | 8 bits of V <sub>NTC</sub> ADC conversion. |
| 3   | NTC[3] | 0   | No               | No           | R   | 40mV.       | Offset: 0V<br>Range: 0V to 1.28V           |
| 2   | NTC[2] | 0   | No               | No           | R   | 20mV.       |  |
| 1   | NTC[1] | 0   | No               | No           | R   | 10mV.       |  |
| 0   | NTC[0] | 0   | No               | No           | R   | 5mV.        |  |

### PMID ADC Conversion (18h)

| Bit | Name     | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description | Comment  |
|-----|----------|-----|------------------|--------------|-----|-------------|--|
| 7   | VPMID[7] | 0   | No               | No           | R   | 10240mV.    |  |
| 6   | VPMID[6] | 0   | No               | No           | R   | 5120mV.     |  |
| 5   | VPMID[5] | 0   | No               | No           | R   | 2560mV.     |  |
| 4   | VPMID[4] | 0   | No               | No           | R   | 1280mV.     | These bits set the V <sub>PMID</sub> ADC conversion value. |
| 3   | VPMID[3] | 0   | No               | No           | R   | 640mV.      | Offset: 0V<br>Range: 0V to 20.4V                           |
| 2   | VPMID[2] | 0   | No               | No           | R   | 320mV.      |  |
| 1   | VPMID[1] | 0   | No               | No           | R   | 160mV.      |  |
| 0   | VPMID[0] | 0   | No               | No           | R   | 80mV.       |  |

| IC Address | and Boost | LS-FET Peak | Current Limit (19h) |
|------------|-----------|-------------|---------------------|
|------------|-----------|-------------|---------------------|

| Bit | Name            | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description  | Comment   |                            |
|-----|-----------------|-----|------------------|--------------|-----|--|---|----------------------------|
| 7   | RESERVED        | 0   | No               | No           | -   | -  | -   |                            |
| 6   | RESERVED        | 0   | No               | No           | -   | -  | -   |                            |
| 5   | RESERVED        | 0   | No               | No           | -   | -  | -   |                            |
| 4   | I2C_PULL_<br>UP | 0   | No               | No           | R/W | 0: 1.8V<br>1: 3.3V   | Default: 0 (1.8V)<br>OTP.   |                            |
| 3   | LS_PK           | 1   | No               | No           | R/W | 0: 10.5A<br>1: 12A   | Default: 1 (12A)<br>OTP.  |                            |
| 2   | ADDR[2]         | 1   | No               | No           | R/W | 000: 44h<br>001: 45h   |   |                            |
| 1   | ADDR[1]         | 1   | No               | No           | R/W | 010: 46h<br>011: 47h<br>100: 48h<br>101: 49h<br>110: 4Ah<br>111: 4Bh | 010: 46h         Default: 111 (4Bh)           011: 47h         OTP. | Default: 111 (4Bh)<br>OTP. |
| 0   | ADDR[0]         | 1   | No               | No           | R/W |  |   |                            |

### **OTP Configuration Control Register (1Ah)**

| Bit | Name              | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description              | Comment  |
|-----|-------------------|-----|------------------|--------------|-----|--------------------------|--|
| 7   | RESERVED          | 0   | No               | No           | -   | -                        | -  |
| 6   | RESERVED          | 0   | No               | No           | -   | -                        | -  |
| 5   | RESERVED          | 0   | No               | No           | -   | -                        | -  |
| 4   | RESERVED          | 0   | No               | No           | -   | -                        | -  |
| 3   | RESERVED          | 0   | No               | No           | -   | -                        | -  |
| 2   | RESERVED          | 0   | No               | No           | -   | -                        | -  |
| 1   | OTP_READ<br>_BACK | 0   | No               | No           | R/W | 0: Normal<br>1: Readback | Default: 0 (normal)<br>This bit is self-clearing.  |
| 0   | OTP_BUR_<br>IN    | 0   | No               | No           | R/W | 0: Normal<br>1: Burn-in  | Default: 0 (normal)<br>This bit is self-clearing.<br>Using this bit, the user can<br>change the default value for<br>OTP bits. Configure the bits to<br>the desired values, then write<br>this OTP_BURN_IN. Note that<br>these bits only configurable<br>once. |

MP2770 Rev. 1.0 4/11/2023

### Other Controls (40h)

| Bit | Name                       | POR | REG_RST<br>Reset | WTD<br>Reset | R/W | Description               | Comment  |
|-----|----------------------------|-----|------------------|--------------|-----|---------------------------|--|
| 7   | RESERVED                   | 0   | No               | No           | -   | -                         | -  |
| 6   | RESERVED                   | 0   | No               | No           | -   | -                         | -  |
| 5   | RESERVED                   | 0   | No               | No           | -   | -                         | -  |
| 4   | RESERVED<br>MFI_EN         | 0   | No               | No           | R/W | 0: Enabled<br>1: Disabled | This bit enables the MFI function.<br>Default: 0 (enabled)<br>OTP.             |
| 3   | RESERVED<br>BST_<br>DLY_EN | 01  | No               | No           | R/W | 0: Disabled<br>1: Enabled | This bit enables the boost start-<br>up delay.<br>Default: 1 (enabled)<br>OTP. |
| 2   | RESERVED                   | 0   | No               | No           | -   | -                         | -  |
| 1   | RESERVED                   | 0   | No               | No           | -   | -                         | -  |
| 0   | RESERVED                   | 0   | No               | No           | -   | -                         | -  |

## INTERRUPT TABLE

| Table 1: Interrupt Table |                             |                  |   |  |  |  |  |  |
|--------------------------|-----------------------------|------------------|---|--|--|--|--|--|
| Interrupt Name           | Related Registers           | Can Be<br>Masked | Event   |  |  |  |  |  |
| VINOK_STAT               | VINOK_STAT changes to 1     | Yes              | VIN start-up sequence, when V <sub>IN</sub> is good, an INT pulse is generated                    |  |  |  |  |  |
| CHG_DONE                 | CHG_STAT[1:0] changes to 11 | Yes              | Charging is terminated  |  |  |  |  |  |
| VINDPM_STAT              | VINDPM_STAT changes to 1    | Yes              | Enters V <sub>IN</sub> regulation loop  |  |  |  |  |  |
| IINDPM_STAT              | IINDPM_STAT changes to 1    | Yes              | Enters I <sub>IN</sub> regulation loop  |  |  |  |  |  |
| THERM_REG                | THERM_REG changes to 1      | Yes              | Thermal regulation starts   |  |  |  |  |  |
| TSD_FAULT                | TSD FAULT changes to 1      | Yes              | Thermal shutdown  |  |  |  |  |  |
| WD_FAULT                 | WD_FAULT changes to 1       | Yes              | The watchdog timer expires  |  |  |  |  |  |
| BATT_FAULT               | BAT_FAULT changes to 1      | Yes              | A battery OV fault occurs   |  |  |  |  |  |
| CHG TMR_FAULT            | CHG_TMR FAULT changes to 1  | Yes              | The charge timer expires  |  |  |  |  |  |
| BOOST_OV                 | BOOST_OV changes to 1       | Yes              | A boost OV fault occurs   |  |  |  |  |  |
| IN_OC                    | IN_OC changes to 1          | Yes              | An OC fault occurs on the boost<br>output via IN  |  |  |  |  |  |
| SYS_OC                   | SYS_OC changes to 1         | Yes              | An OC fault occurs on the boost<br>output via SYS or a SYS OC fault<br>occurs in passthrough mode |  |  |  |  |  |
| Q2_NO_LOAD               | NO_LOAD 0 changes to 1      | Yes              | No load is detected on SYS  |  |  |  |  |  |
| SYS_PLUG_IN              | SYS_PLUG_IN 0 changes to 1  | Yes              | SYS port load is plugged in   |  |  |  |  |  |
| NTC_FAULT                | NTC1_FAULT[2:0] changes     | Yes              | Hot/warm/cool/cold entry  |  |  |  |  |  |

## **OTP REGISTER MAP (FOR USER PAGE)**

| Register # | Bit[7]          | Bit[6]         | Bit[5]     | Bit[4]       | Bit[3]               | Bit[2]               | Bit[1]               | Bit[0]        |
|------------|-----------------|----------------|------------|--------------|----------------------|----------------------|----------------------|---------------|
| 00h        |                 | VINMIN[6]      | VINMIN[5]  | VINMIN[4]    | VINMIN[3]            | VINMIN[2]            | VINMIN[1]            | VINMIN[0]     |
| 01h        | RSNS            | VINOVP[1]      | VINOVP[0]  | VBATT_REG[2] | VBATT_REG[1]         | VBATT_REG[0]         | ITERM[1]             | ITERM[0]      |
| 02h        | ICC[5]          | ICC[4]         | ICC[3]     | ICC[2]       | ICC[1]               | ICC[0]               | IPRE[1]              | IPRE[0]       |
| 03h        | FSW[1]          | FSW[0]         |            | WD[1]        | WD[0]                | CHG_TMR[1]           | CHG_TMR[0]           |               |
| 04h        | EN_NTC          | NTC_<br>ACTION |            |              |                      |                      |                      |               |
| 07h        |                 |                | BSTOVP[1]  | BSTOVP[0]    | BSTOVP_EN            | VBST_SET             |                      |               |
| 08h        | IIN_LIM[3]      | IIN_LIM[2]     | IIN_LIM[1] | IIN_LIM[0]   | Q1_EN                | Q2_EN                |                      |               |
| 09h        | SYS_EN_<br>PLUG |                |            |              | IBATT_DSG_<br>LIM[2] | IBATT_DSG_<br>LIM[1] | IBATT_DSG_<br>LIM[0] | BATT_<br>UVLO |
| 0Ah        | VHOT[1]         | VHOT[0]        | VWARM[1]   | VWARM[0]     | VCOOL[1]             | VCOOL[0]             | VCOLD[1]             | VCOLD[0]      |
| 19h        |                 |                |            | I2C_PULL_UP  | LS_PK                | ADDR[2]              | ADDR[1]              | ADDR[0]       |
| 40h        |                 |                |            | MFI_EN       | BST_DLY_EN           |                      |                      |               |

## **DEFAULT OTP CONFIGURATIONS**

| OTP Items     | Default                    |
|---------------|----------------------------|
|               |                            |
|               | 4.440                      |
|               |                            |
|               | 16.8V                      |
| VBATT_REG     | 4.2V                       |
| ITERM         | 100mA                      |
|               | 2A                         |
| IPRE          | 100mA                      |
| FSW           | 600kHz                     |
| WD            | 40s                        |
| CHG_TMR       | 20hrs                      |
| EN_NTC        | Enable                     |
| NTC_ACTION    | INT and Action             |
| BSTOVP        | 115% of VBATT_REG          |
| BSTOVP_EN     | Enabled                    |
| VBST_SET      | Internal DAC setting       |
| IIN_LIM       | 500mA                      |
| Q1_EN         | Enabled                    |
| Q2_EN         | Disabled                   |
| SYS_EN_PLUG   | Enabled                    |
| IBATT_DSG_LIM | 7A                         |
| BATT_UVLO     | 2.5V                       |
| VHOT          | 34% of VVNTC               |
| VWARM         | 44.1% of V <sub>VNTC</sub> |
| VCOOL         | 67.2% of V <sub>VNTC</sub> |
| VCOLD         | 72% of V <sub>VNTC</sub>   |
| I2C_PULL_UP   | 1.8V                       |
| LS_PK         | 12A                        |
| ADDR          | 4Bh                        |
| MFI_EN        | Enabled                    |
| BST_DLY_EN    | Enabled                    |

#### **Table 2: Default OTP Configurations**

### **APPLICATION INFORMATION**

### **NTC Function**

JEITA profile is supported for battery temperature management. For a given NTC thermistor, choose appropriate  $R_{T1}$  and  $R_{T2}$  values to set the NTC window.  $R_{T1}$  can be calculated with Equation (1):

$$R_{T1} = \frac{R_{NTC\_HOT} \times R_{NTC\_COLD} \times (V_{COLD} - V_{HOT})}{V_{COLD} \times V_{HOT} \times (R_{NTC\_COLD} - R_{NTC\_HOT})}$$
(1)

Where  $R_{NTC\_HOT}$  is the NTC resistance at the upper end of the operating temperature range,  $R_{NTC\_COLD}$  is the lower end of the operating temperature range,  $V_{HOT}$  is the hot temperature threshold (selected via VHOT[1:0]), and  $V_{COLD}$  is the cold temperature threshold (selected via VCOLD[1:0]).

 $R_{T2}$  can be calculated with Equation (2):

$$R_{T2} = \frac{R_{\text{NTC}_{HOT}} \times R_{\text{NTC}_{COLD}} \times (V_{\text{COLD}} - V_{\text{HOT}})}{V_{\text{HOT}} \times (1 - V_{\text{COLD}}) \times R_{\text{NTC}_{COLD}} - V_{\text{COLD}} \times (1 - V_{\text{HOT}}) \times R_{\text{NTC}_{HOT}}}$$
(2)

The warm temperature threshold ( $V_{WARM}$ ) can be calculated with Equation (3):

$$V_{\text{WARM}} = \frac{R_{\text{T2}} \times R_{\text{NTC}_{\text{WARM}}}}{R_{\text{T1}} \times (R_{\text{T2}} + R_{\text{NTC}_{\text{WARM}}}) + R_{\text{T2}} \times R_{\text{NTC}_{\text{WARM}}}}$$
(3)

The cool temperature threshold ( $V_{COOL}$ ) can be calculated with Equation (3):

$$V_{\text{COOL}} = \frac{R_{\text{T2}} \times R_{\text{NTC}\_\text{COOL}}}{R_{\text{T1}} \times (R_{\text{T2}} + R_{\text{NTC}\_\text{COOL}}) + R_{\text{T2}} \times R_{\text{NTC}\_\text{COOL}}}$$
(4)

Using the results from the calculations in Equation (3) and Equation (4), select the nearest warm/cool threshold in register 0Ah.

If an external NTC is not available, connect  $R_{T1}$  and  $R_{T2}$  together to keep  $V_{NTC}$  within the valid NTC window (e.g.  $R_{T1} = R_{T2} = 10k\Omega$ ).

### Selecting the Inductor

Selecting the inductor is a tradeoff between cost, size, and efficiency. A smaller inductor provides a lower inductance, but results in a higher current ripple, magnetic hysteretic losses, and output capacitance. A larger inductor provides a lower ripple current and smaller output filter capacitance, but result higher inductor DC resistance (DCR) loss. The required inductance (L) can be estimated with Equation (5):

$$L = \frac{V_{IN} - V_{BATT}}{\Delta I_{L_{MAX}}} \frac{V_{BATT}}{V_{IN} \times f_{SW} (MHz)} (\mu H)$$
(5)

Where  $V_{IN}$  is the input voltage,  $V_{BATT}$  is the converter's  $V_{OUT}$ ,  $f_{SW}$  is the switching frequency, and  $\Delta I_{L_MAX}$  is the maximum peak-to peak inductor current (typically between 20% and 40% of the maximum load current).

$$I_{PEAK} = I_{LOAD_MAX} \times (1 + \frac{\Delta I_{LOAD_MAX}}{2})(A)$$
 (6)

When the device is operating across the entire 5V and 12V  $V_{IN}$  range, the maximum inductor current ripple occurs between pre-charge and CC mode ( $V_{BATT}$  =3V). For most applications, the maximum I<sub>CC</sub> can be set to 6A, which gives enough margin to avoid exceeding the HS-FET peak I<sub>LIMIT</sub> (I<sub>PEAK\_HS</sub>). To ensure loop stability, choose the inductor to be between 1µH and 3µH. Choose an inductor that does not saturate under the worst-case load condition. The inductor's saturation current should be exceed the peak current calculated with Equation (6).

### Selecting the PMID Capacitor

Choose C<sub>PMID</sub> based on the V<sub>PMID</sub> ripple and current ripple.

### Charge Mode

In charge mode, the PMID capacitor ( $C_{PMID}$ ) acts as the buck converter's input capacitor.  $C_{PMID}$  can be calculated with Equation (7):

$$C_{PMID} = I_{IN} \times \frac{(V_{IN} - V_{BATT})}{\Delta V_{IN} \times V_{IN} \times f_{SW}}$$
(7)

Where  $\Delta V_{IN}$  is the input voltage ripple (typically 1% of  $V_{IN}$ ).

The input ripple current (I<sub>RMS\_MAX</sub>) can be calculated with Equation (8):

$$I_{\text{RMS}_{\text{MAX}}} = I_{\text{CC}_{\text{MAX}}} \times \frac{\sqrt{V_{\text{BATT}} \times (V_{\text{IN}} - V_{\text{BATT}})}}{V_{\text{IN}}}$$
(8)

### Boost Mode

 $C_{PMID}$  is the boost converter's output capacitor.  $C_{PMID}$  keeps the system voltage ripple low and ensures feedback loop stability. In boost mode,  $C_{PMID}$  can be calculated with Equation (9):

$$C_{PMID} = I_{SYS} \times \frac{(V_{SYS} - V_{BATT})}{\Delta V_{SYS} \times V_{SYS} \times f_{SW}}$$
(9)

Where  $\Delta V_{SYS}$  is the SYS input voltage ripple (typically 1% of  $V_{SYS}$ ).

 $I_{RMS_MAX}$  can be calculated with Equation (10):

$$I_{\text{RMS}_{\text{MAX}}} = I_{\text{BATT}} \times \frac{\sqrt{V_{\text{BATT}} \times (V_{\text{SYS}} - V_{\text{BATT}})}}{V_{\text{SYS}}}$$
(10)

Choose  $C_{PMID}$  to meet both the charge mode and boost mode specifications. Ensure that the ripple current temperature rise does not exceed 10°C. For the best results, use low-ESR ceramic capacitors with X5R dielectrics and small temperature coefficients.

For most applications, use three  $\geq 22\mu F$  or PMID capacitors.

### **Current-Sense Compensation**

The soldering tin has resistance. For a  $10m\Omega$  resistor soldered to the PCB, the total resistance between the resistor pads is between  $11m\Omega$  and  $12m\Omega$ .

Connect a resistor divider between the CSP and BATT pins for current-sense compensation.

After the PCB is assembled, apply a 2A DC current source between SW and BATT. Measure the voltage drop ( $V_{CS}$ ) across the current-sense resistor on the PCB pad. Then R1 can be calculated with Equation (11):

$$R1 = \frac{V_{CS} - 2 \times RS1}{2 \times RS1} \times 10\Omega$$
 (11)

Figure 14 shows current-sense compensation.



Figure 14: Current-Sense Compensation

#### **PCB Layout Guidelinse**

Efficient PCB layout is critical for stable operation (especially to meet the specified noise and efficiency requirements). For the best results, refer to Figure 15 and follow the guidelines below:

- 1. Place the PMID capacitor as close to PMID and PGND as possible using short, direct traces. Make this path as short as possible.
- 2. Place the BST capacitor between BST and SW. Make this path as short as possible.
- 3. Place the BST capacitor as close to the IC as possible.
- 4. Connect the IC's AGND and PGND together. Make this connection as close to the AGND port as possible.
- 5. Keep the switching node short.
- Connect the VIN, PMID, SYS, and PGND power pads to as many coppers planes on the board as possible to improve thermal performance by dissipating heat to the PCB.



Figure 15: Recommended PCB Layout

## **TYPICAL APPLICATION CIRCUIT**



**Figure 16: Typical Application Circuit** 

| Table 3: Typical Application Bill of Materials |       |             |                                    |         |              |  |  |  |
|--|-------|-------------|------------------------------------|---------|--------------|--|--|--|
| Qty  | Ref   | Value       | Description                        | Package | Manufacturer |  |  |  |
| 1  | CIN   | 22µF        | Ceramic capacitor, 25V, X5R or X7R | 0805    | Any          |  |  |  |
| 2  | Срмір | 22µF x<br>2 | Ceramic capacitor, 25V, X5R or X7R | 0805    | Any          |  |  |  |
| 1  | Csys  | 22µF        | Ceramic capacitor, 25V, X5R or X7R | 0805    | Any          |  |  |  |
| 1  | CBATT | 22µF        | Ceramic capacitor, 10V, X5R or X7R | 0805    | Any          |  |  |  |
| 1  | Cvcc  | 1µF         | Ceramic capacitor, 10V, X5R or X7R | 0603    | Any          |  |  |  |
| 1  | CBST  | 100nF       | Ceramic capacitor, 25V, X5R or X7R | 0603    | Any          |  |  |  |
| 1  | L1    | 1µH         | Inductor, 1µH, Low DCR             | SMD     | Anv          |  |  |  |

Film resistor, 1%

1

RS1

10mΩ

Any

1206



### **PACKAGE INFORMATION**

QFN-18 (3mmx4mm)









**RECOMMENDED LAND PATTERN** 



**BOTTOM VIEW** 

#### NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
 LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
 JEDEC REFERENCE IS MO-220.
 DRAWING IS NOT TO SCALE.

## **CARRIER INFORMATION**





| Part Number         | Package<br>Description | Quantity/<br>Reel | Quantity/<br>Tube | Quantity/<br>Tray | Reel<br>Diameter | Carrier<br>Tape<br>Width | Carrier<br>Tape<br>Pitch |
|---------------------|------------------------|-------------------|-------------------|-------------------|------------------|--------------------------|--------------------------|
| MP2770GL-<br>xxxx-Z | QFN-18<br>(3mmx4mm)    | 5000              | N/A               | N/A               | 13in             | 12mm                     | 8mm                      |

### **REVISION HISTORY**

| Revision # | <b>Revision Date</b> | Description     | Pages Updated |
|------------|----------------------|-----------------|---------------|
| 1.0        | 4/11/2023            | Initial Release | -             |

**CODICO GmbH** 

Zwingenstrasse 6-8 2380 Perchtoldsdorf, Austria Tel: +43 1 86 305-0 Fax: +43 1 86 305-5000 office@codico.com www.codico.com

**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.