

PAF9701C1: Low Power IR Thermal Array Sensor

General Description

The PAF9701C1 is an 8 x 8 pixels low-power infrared (IR) thermal array sensor with integrated temperature computation function. It measures a target object's temperature (T_o) without direct contact the object. The object temperature is converted from the voltage of the thermal array sensor and ambient temperature Sensor (T_a). Both temperatures will be calibrated with built-in calibration coefficients which stored in the internal memory.

The chip supports one-shot operation and four continuous operation modes with different report rate. And It also offers three alert mode based on low power and application requirements.

The low power consumption advantage makes this thermal array sensor is ideal for battery-operated cordless applications.

Key Features

- Integrated MEMS thermal array for non-contact temperature measurement
- 16-bit object temperature data length
 - *Accuracy $\pm 1^\circ\text{C}$ @ T_o 32 to 40°C and T_a 15 to 40°C
 - Resolution : 0.0625°C
 - FOV : 60°
- 16-bit ambient temperature data length
 - Accuracy $\pm 0.5^\circ\text{C}$ @ 15°C to 45°C
 - Resolution : 0.03125°C
- Integrated temperature computation function
 - Direct output object temperature
 - Programmable alert temperature
 - Built-in memory for calibration coefficients.
- I/O interface
 - Support two-wire I²C, 400kbps
 - Support two programmable I²C addresses

- Integrated operation mode for difference report rate request
- Programmable report rate
- Normal operation mode for full run application.
- Three detection mode for slow report rate and low power requirement.
- Embedded Emissivity and Decay compensation
- Low power design

Applications

- Non-Contact Object temperature sensing
- Smart Appliance-Non-contact temperature monitor
- Temperature feedback control application.
- Human detection


Key Parameters

Parameter	Value
Operating Temp.	-20 to 85°C
Object Temperature, T_o	Measurement Range: -20 to 380°C
	*Accuracy : $\pm 1^\circ\text{C}$ @ T_o :32 to 40°C , T_a :15 to 40°C
Ambient Temperature, T_a	Measurement Range : -20 to 85°C
	Accuracy : $\pm 0.5^\circ\text{C}$ @ 15°C to 45°C
Supply Voltage	VDDMA: 3.0 to 3.6 V VDDIO: 1.62 to 3.6 V
Typical Current Consumption @ 3.3V, Report Rate = 10Hz	Operation: 2 mA Suspend: TBD μA Note: pure chip current without I/O toggling. Normal mode @ $t_{\text{CONVERSION}} < t_{\text{REPORT}}$
Package Size	$8 \times 8 \times 3.85 \text{ mm}^3$

Note: * The higher accuracy could be tuned to optimize for application requiring narrow object temperature range (such as body temperature). For more information, please approach your PixArt local contact.

Ordering Information

Part Number	Description	Package Type	Packing Type	MOQ
PAF9701C1	Thermal Array Sensor	Ceramic	Tray	TBD



For any additional inquiries, please contact us at <https://www.pixart.com>

Table of Contents

PAF9701C1: Low Power IR Thermal Array Sensor..... 1

- General Description..... 1
- Key Features..... 1
- Applications..... 1
- Key Parameters 1
- Ordering Information 1

Table of Contents..... 2

List of Figures..... 6

List of Tables 8

1.0 Introduction 9

- 1.1 Overview 9
- 1.2 Block Diagram 9
- 1.3 Terminology 10
- 1.4 Signal Description..... 10

2.0 Operating Specification..... 12

- 2.1 Absolute Maximum Rating 12
- 2.2 Recommended Operating Condition 12
- 2.3 DC Characteristic..... 13
- 2.4 AC Characteristic 13
- 2.5 Optical FOV Specification 14
- 2.6 Performance 15

 - 2.6.1 Accuracy 15

3.0 Mechanical Specification 16

- 3.1 Mechanical Dimension 16
- 3.2 Package Marking 16
- 3.3 Packing Information 16

 - 3.3.1 Carrier Drawing..... 16
 - 3.3.2 Unit Orientation..... 17

4.0 Design Reference..... 18

- 4.1 Reference Schematic..... 18
- 4.2 PCB Layout Design Guide..... 19

 - 4.2.1 Recommended IC Footprint Layout..... 19
 - 4.2.2 Layout Guideline..... 19
 - 4.2.3 FPC Stiffener Design..... 19

- 4.3 Assembly Guide..... 20

 - 4.3.1 Recommended Pb-free Solder Paste..... 20
 - 4.3.2 IR Reflow Solder Profile..... 20
 - 4.3.3 Stencil for SMT process..... 20

5.0 Power Management 21

- 5.1 Regulators 21
- 5.2 Power Sequences 21
- 5.3 Power States 23

 - 5.3.1 States Description..... 23

5.3.2	State Diagram	23
5.3.3	State Transition.....	24
5.4	Shutdown Pin	25
5.5	Reset	26
5.5.1	Power-on Reset	26
5.5.2	Pin Reset.....	26
5.5.3	Software Reset.....	27
5.6	Related Register	27
6.0	I²C Serial Interface Communication	28
6.1	Signal Description.....	28
6.2	Slave ID Selection	28
6.3	Operation Definition.....	28
6.4	Packet Formats.....	30
6.5	Operation Protocol.....	31
6.6	I ² C Timing.....	33
7.0	System Control	34
7.1	System Initialize	34
7.1.1	Initial Flow	34
7.1.2	Initial Settings	35
7.1.3	Related Register.....	35
7.2	Register Access.....	35
7.2.1	Register Address Mapping	35
7.2.2	Register Bank Switching.....	35
7.2.3	Related Register.....	35
7.3	Image Pattern.....	36
7.3.1	Fix Pattern	37
7.3.2	WOI (Window of Interest).....	37
7.3.3	Image Mirror, Flip and Rotation.....	38
7.3.4	Related Register.....	38
7.4	Digital Filter.....	39
7.4.1	IIR Filter	39
7.4.2	Normal Average Filter.....	40
7.4.3	Moving Average Filter	41
7.4.4	Related Register.....	41
7.5	Emissivity	42
7.5.1	Related Register.....	42
7.6	Decay	42
7.6.1	Related Register.....	42
7.7	Memory	43
8.0	System Operation Modes.....	44
8.1	Operation Mode.....	44
8.1.1	One-Shot Operation Mode.....	45
8.1.2	Normal Operation	46
8.1.3	Detection Mode1/2	46
8.1.4	Detection Mode3.....	47

8.1.5	Report Rate	48
8.1.6	Conversion.....	49
8.1.7	Settle Time	49
8.1.8	Related Register.....	49
8.2	Operation Flow Control.....	50
8.2.1	Operation Flow	50
8.2.2	Operation Mode Setting	53
8.2.3	Related Register.....	54
8.3	Alert Function (Mode).....	55
8.3.1	Alert Event (Flag)	56
8.3.2	Alert Pin.....	67
8.3.3	Related Register.....	71
8.4	Output.....	72
8.4.1	Ambient ADC Raw Data Register	72
8.4.2	Ambient Temperature Data Register	73
8.4.3	Object Temperature Data Register.....	73
8.4.4	Alert Pixel Register.....	74
8.4.5	Status Register.....	74
8.4.6	Related Register.....	75
8.5	Output Access	76
8.5.1	Interrupt Method.....	76
8.5.2	Polling Method	77
8.5.3	Data Lost & Corruption	78
8.5.4	Related Register.....	79
9.0	Register	80
9.1	Register Map.....	80
9.2	Register Description	87
9.2.1	Bank Switch	87
9.2.2	Product ID Register	87
9.2.3	Software Reset Register	87
9.2.4	Operation mode switch	88
9.2.5	Alert Mode Switch	89
9.2.6	Limit Window.....	90
9.2.7	Output Enable (Sensor Enable)	94
9.2.8	Status Register.....	95
9.2.9	Output Access.....	96
9.2.10	Conversion Register	97
9.2.11	Report Rate	98
9.2.12	Detection Time	101
9.2.13	Digital Filter Registers	102
9.2.14	Emissivity Register	102
9.2.15	Decay Register	103
9.2.16	Image Pattern	104
9.2.17	Image Mirror, Flip and Rotate.....	107
9.2.18	ALERT Open Drain Register	107

Revision History 108

PixArt Confidential

List of Figures

Figure 1. Functional Block Diagram.....9

Figure 2. Pin Configuration10

Figure 3. FOV Measurement Setup14

Figure 4. FOV Angle14

Figure 5. Pixel Sensing Area14

Figure 6. Thermal Array15

Figure 7. Package Outline Drawing16

Figure 8. Package Marking16

Figure 9. Stack 5 +1 JEDEC Tray.....16

Figure 10. AI Packing Bag16

Figure 11. Packing Box16

Figure 12. Orientation17

Figure 13. Reference Schematic.....18

Figure 14. VDDD_R and VDDD Layout Path18

Figure 15. Recommend Package Footprint Layout (unit in mm).....19

Figure 16. IR Reflow Soldering Profile20

Figure 17. Power On Timing Diagram with RSTB_EXT control21

Figure 18. Power On Timing Diagram without RSTB_EXT Control.....22

Figure 19. Shutdown Timing Diagram25

Figure 20. Pin Reset Timing Diagram.....26

Figure 21. Software Reset Timing Diagram27

Figure 22. START Conditions28

Figure 23. STOP Conditions.....29

Figure 24. SDA and SCL Relationship.....29

Figure 25. Data Transition only When SCL is Low.....29

Figure 26. Slave ID Address Packet30

Figure 27. Register Address Packet30

Figure 28. Data Packet30

Figure 29. Single Write.....31

Figure 30. Single Read31

Figure 31. Burst Read with Consecutive Addresses.....32

Figure 32. I²C Timing Diagram.....33

Figure 33. Initialization Flow34

Figure 34. Operation Mode and Pattern Select.....36

Figure 35. Fix Pattern Framing37

Figure 36. WOI Framing37

Figure 37. Mirror (H-flip), Flip (V-flip) and Rotation38

Figure 38. Example for Normal Average (Average number=4)40

Figure 39. Example for Moving Average (average number=4)..... 41

Figure 40. Operation Mode and Judgment Condition 44

Figure 41. One-shot Operation Mode Conversion..... 45

Figure 42. Normal Operation Mode Conversion..... 46

Figure 43. Detection Mode1/2 Conversion 46

Figure 44. Detection Mode3 Conversion without Two Pattern Toggle 47

Figure 45. Detection Mode3 Conversion with Two Pattern Toggle 47

Figure 46. Example of Two Pattern Toggle..... 47

Figure 47. Normal Operation Report Rate..... 48

Figure 48. Detection Mode1/2/3 Report Rate..... 48

Figure 49. Power State Diagram with Manual Operation Mode Switching. 50

Figure 50. Power State Diagram with Auto Power Saving..... 51

Figure 51. Auto Power Saving 1 Operation Flow and Judgment Condition with Normal Operation+Detection1/2/3. 51

Figure 52. Auto Power Saving 2 Operation Flow and Judgment Condition with Normal Operation+Detection1/2. ... 52

Figure 53. Detection Time..... 52

Figure 54. Alert Event General Flow..... 56

Figure 55. To_Alert_Flag [63:0] (To matrix pixel 8 x 8) 57

Figure 56. Ta_High_Limit_Flag and Ta_Low_Limit_Flag 58

Figure 57. Example for Difference Value Alert Mode 59

Figure 58. To Alert Flag for Difference Value Alert Mode..... 60

Figure 59. Ta Alert Flag for Difference Value Alert Mode..... 61

Figure 60. Frame_Update_Flag Behavior 62

Figure 61. To_Over_Limit_Flag 62

Figure 62. Alert_Flag..... 63

Figure 63. Limit Window and Alert Pixel Threshold for Each Operation Mode 64

Figure 64. Limit Window..... 65

Figure 65. To Alert Pixel Threshold 66

Figure 66. One-Shot Operation Mode for Frame Update Alert..... 67

Figure 67. One-Shot Operation Mode for Absolute Alert 68

Figure 68. Alert Pin for Frame Update Alert..... 69

Figure 69. Alert Pin for Absolute Alert and Difference Alert..... 70

Figure 70. Interrupt Method..... 76

Figure 71. Regular Data Transmission in Normal Mode..... 78

Figure 72. Possible Data Loss 1 78

Figure 73. Possible Data Loss 2 79

List of Tables

Table 1. Signal Pins Description 10

Table 2. Absolute Maximum Ratings 12

Table 3. Recommended Operating Conditions 12

Table 4. DC Electrical Specification 13

Table 5. AC Electrical Specification 13

Table 6. Field Of View 14

Table 7. Accuracy Specification 15

Table 8. Packing Information 16

Table 9. Power On/Off Sequence Timing Specification 22

Table 10. Power Status 23

Table 11. State Transition 24

Table 12. Pin Reset Sequence Timing Specification 26

Table 13. Software Reset Sequence Timing Specification 27

Table 14. I2C Signals Description 28

Table 15. I²C ID Address 28

Table 16. I²C Timing Specifications 33

Table 17. Pattern select 36

Table 18. Filter Mode Registers 39

Table 19. IIR Level 39

Table 20. Frame Average Level 40

Table 21. System Modes Registers 45

Table 22. Conversion Time 49

Table 23. Operation Mode Configuration Settings 53

Table 24. Absolute Temperature Comparison Alert Event 57

Table 25. Temperature Difference Comparison Alert Event 59

Table 26. To Limit Window Registers 64

Table 27. To Alert Pixel Number Threshold Registers 64

Table 28. Ta Limit Window Registers 64

Table 29. Ambient Temperature Data Register 72

Table 30. Object Pixel Temperature Data Register 72

Table 31. Alert Pixel Mapping 74

Table 32. Status Register (Bank0) 74

Table 33. Register Bank 0 80

Table 34. Register Bank 1 81

Table 35. Register Bank 3 82

Table 36. Register Bank 4 82

Table 37. Register Bank 5 85

1.0 Introduction

1.1 Overview

The PAF9701C1 is an 8 x 8 pixels low-power infrared (IR) thermal array sensor with integrated temperature computation function. It measures a target object’s temperature (T_o) without direct contact the object. The object temperature is converted from the thermal array sensor and ambient temperature sensor (T_a). Both temperatures will be calibrated with built-in calibration coefficients which stored in the internal memory.

It offers a one-shot operation and four continuous operation mode (normal operation and detection 1/2/3 operation mode) with difference report rate and low power requirements. It also offers three alert modes where there are normal interrupt, absolute value interrupt and difference interrupt output mode base on application requirements.

PAF9701C1 supports wide temperature range measurement from -20 to 380°C with 60° FOV. It offers normal and compare output mode base on application requirements. The low power consumption advantage makes this thermal array sensor is ideal for battery-operated cordless applications. The communication I/O interface is two-wire I²C with speed up to 400kbps.

Note: Throughout this document, the PAF9701C1 is referred to as the “chip”.

1.2 Block Diagram




Figure 1. Functional Block Diagram

1.3 Terminology

Term	Description
Ta	Ambient temperature
To	Object temperature
FOV	Field of View

1.4 Signal Description




Figure 2. Pin Configuration

Table 1. Signal Pins Description

Function	Pin No.	Signal Name	Type	Description
Power Supplies	1	VSS	Ground	Ground
	2	VSS	Ground	Ground
	3	VDDD_R	Output	Digital power supply. Connect 1μF capacitor to Ground than connect to VDDD.
	4	VDDD	Input	Digital power supply
	5	VDDF	Input	Flash power supply for integrate flash. Connect to VDDMA with 1μF and 0.1μF capacitor to Ground.
	12	VDDIO	Input	I/O Power Supply (1.62 to 3.6V) Connect 1μF and 0.1μF capacitor to Ground.
	13	VSS	Ground	Ground
	19	VSS	Ground	Ground
	32	VDDMA	Input	Main power supply (3.0 to 3.6V) for internal power regulator. Connect 1μF and 0.1μF capacitor to Ground.
Interface	15	I2C_SCL	Input	I ² C clock pin
	16	I2C_SDA	I/O	I ² C bidirectional data pin.

Function	Pin No.	Signal Name	Type	Description
Functional I/O	9	Alert	Output	Alert output pin; active low It can be programmed register 0x2F bit[0] as a push-pull or open drain. Push-pull is default.
	11	I2C_ID	Input	I ² C 7-bit address selection pin High: I ² C ID = 0x57 Low/ Floating: I ² C ID = 0x34.
	14	RSTB_EXT	Input	Hardware reset pin; active low Floating when not in use.
	17	SHUTDOWN	Input	Shutdown pin; active high High: the chip enters shutdown state and I ² C interface is disabled. Low/ Floating: chip normal operation
TEST	10	TEST1	NC	Test Pin. Floating.
	18	TEST2	NC	Test Pin. Floating.
Reserved pin	6 to 8 20 to 31	NC1	NC	Reserved. Floating or connect to Ground

2.0 Operating Specification

2.1 Absolute Maximum Rating

Table 2. Absolute Maximum Rating

Parameter	Symbol	Min.	Max.	Unit	Note
Storage Temperature	T_S	-25	105	°C	
Lead-free Solder Temperature	T_P	-	245	°C	Refer to Section 4.3 Assembly Guide
Main Power Voltage	$VDDMA_{MAX}$	-0.4	3.6	V	
Flash Power Voltage	$VDDF_{MAX}$	-0.4	3.6	V	
I/O Voltage	$VDDIO_{MAX}$	-0.4	3.6	V	
I/O Pin Input High Voltage	$VDDIO_{IN}$	-0.4	$VDDIO + 0.3$	V	All I/O pins
Relative Humidity	RH	TBD	TBD	%	Non-condensing, Non-biased
ESD	ESD_{HBM}	-	TBD	kV	Class 2 on all pins. Human body model, JESD22-A114E.

Notes:

1. At room temperature.
2. If the chip operated beyond the maximum rating values, it may cause device damage.
3. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability.

2.2 Recommended Operating Condition

Table 3. Recommended Operating Condition

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Operating Temperature	T_{OP}	-20	-	85	°C	
Main Power Supply Voltage	VDDMA	3.0	3.3	3.6	V	Power regulator input supply. Includes ripples
Memory Power Supply Voltage	VDDF	3.0	3.3	3.6	V	Power regulator input supply. Includes ripples
Digital Supply Voltage	VDDD	1.62	1.8	1.98	V	Digital power input. Includes ripples
I/O Supply Voltage	VDDIO	1.62	3.3	3.6	V	Includes ripples
I ² C Speed	SCL_I ² C	-	-	400	kHz	Max value for Fast mode

Note: PixArt does not guarantee the performance if the operating temperature is beyond the specified limit.

2.3 DC Characteristic

Table 4. DC Electrical Specification

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Regulator Output	VDDD_R	1.62	1.8	1.92	V	For internal used.
Peak Power Supply Current	I _{DDMA_MAX}	-	2.2	-	mA	For VDDMA @ t _{CONVERSION} < t _{REPORT}
Peak I/O Supply Current	I _{DDIO_MAX}	-	0.3	-	μA	For VDDIO @I ² C 400kHz

Power Consumption

Main Supply Current @ Suspend	I _{DDMA_SUSPEND}	-	TBD	TBD	μA	For chip only Suspend without I ² C signal toggling
Main Supply Current @ Operation	I _{DDMA_OPERATION}	-	2	TBD	mA	t _{CONVERSION} < t _{REPORT} T _O Number=2 ⁹ T _A Number = 2 ⁷ Report Rate = 10Hz
Flash Supply Current @ Boot-load	I _{DDF_READ}			6	mA	
Flash Supply Current @ Boot-load done	I _{DDF_STANDBY}			2	uA	

I/O

Input High Voltage	V _{IH}	0.7 x VDDIO	-	-	V	
Input Low Voltage	V _{IL}	-	-	0.3 x VDDIO	V	
Output High Voltage	V _{OH}	VDDIO - 0.4	-	VDDIO + 0.4	V	
Output Low Voltage	V _{OL}	-0.4	-	0.4	V	

Notes: All the parameters are tested under operating conditions: VDDMA = 3.3V, VDDIO = 1.8 and 3.3V, T_A = 25°C

2.4 AC Characteristic

Table 5. AC Electrical Specification

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Power up from V _{DDMA} Rising	t _{PU}	200	-	-	ms	From V _{DDMA} rising to valid interface communication
Chip Pulse Interrupt Width	t _{INT}	-	5	-	μs	One-shot mode only.
Sensor settling time	t _{SETTLE}		3		sec	Thermal equilibrium and ready for the conversion.

Notes: All the parameters are tested under operating conditions: T_A = 25°C, VDDMA = 3.3V, VDDIO = 3.3V for 3.3V IO application and VDDIO = 1.8 V for 1.8V IO application.

2.5 Optical FOV Specification




Figure 3. FOV Measurement Setup

TBD

Figure 4. FOV Angle

Table 6. Field Of View

Parameter	50% of Maximum
FOV H angle	60 ± 10 °
FOV V angle	60 ± 10 °





Figure 5. Pixel Sensing Area




Figure 6. Thermal Array

2.6 Performance

2.6.1 Accuracy

All the sensor unit will be calibrated before delivery. All the calibration and thermal transient coefficients' data is stored in integrated memory. The accuracy specifications listed in Table 7. Accuracy Specification are based on below conditions.

- Under the isothermal conditions
- At VDDMA = 3.3V
- The target object needs to be larger than FOV
- The emissivity of the object is 0.98.
- Ta and To sampling numbers are set to 128 and 512, refer to Section 8.1.6 for details.

Table 7. Accuracy Specification

Parameters	Temperature Sensing Range	Accuracy
T _{object} , To	To =32 to 40 °C and Ta=15 to 40 °C	*±1°C
T _{ambient} , Ta	Ta =15 to 45 °C	±0.5°C
	Ta =0 to 85 °C	±1°C

Note:

*The higher accuracy could be tuned to optimize for application requiring narrow object temperature range (such as body temperature). For more information, do approach your PixArt local contact.

3.0 Mechanical Specification

3.1 Mechanical Dimension

Offset of optical center position and chip center position is 0.65mm.




Figure 7. Package Outline Drawing

3.2 Package Marking

Refer to Figure 8. Package marking for the code marking location on the chip package.

TBD

Figure 8. Package Marking

3.3 Packing Information

3.3.1 Carrier Drawing

Table 8. Packing Information

Parameter	Quantity	Unit	Note
Chips per tray	TBD	piece	
Trays per stack	TBD	tray	Plus a top cover on top of each stack. Refer to Figure 9.
Stacks per packing bag	TBD	stack	Refer to Figure 10.
Packing bags per packing box	TBD	bag	Refer to Figure 11.
Max. chips per packing box	TBD	piece	



Figure 9. Stack 5 +1 JEDEC Tray



Figure 10. Al Packing Bag



Figure 11. Packing Box

3.3.2 Unit Orientation

Packing method of using JEDEC Tray. CLCC Pin 1 orientation towards the edge of the JEDEC tray chamfer location.

TBD

Figure 12. Orientation

PixArt Confidential

4.0 Design Reference

4.1 Reference Schematic




Figure 13. Reference Schematic

Notes:

1. VDDMA=3.0 to 3.6V, VDDF=3.0 to 3.6V, VDDIO=3.3V for 3.3V system.
2. VDDMA=3.0 to 3.6V, VDDF=3.0 to 3.6V, VDDIO=1.8V for 1.8V system.
3. I2C_SDA and I2C_SCL are open drain output and must pull high to VDDIO
4. Alert pin can be programmed as a push-pull or open drain (push-pull is the default setting) and recommend connect to the MCU GPIO as data ready for power saving.
5. VDDMA, VDDF and VDDIO, connect 1 μ F and 0.1 μ F capacitor to the ground and place close to the chip.
6. VDDD_R connect 1 μ F capacitor to the ground and place close to the chip then connect to VDDD.
7. For this reference, I2C_ID address is setting 0x34 and chip in normal operation (shutdown pin is setting to low).




Figure 14. VDDD_R and VDDD Layout Path

4.2 PCB Layout Design Guide

4.2.1 Recommended IC Footprint Layout




Figure 15. Recommend Package Footprint Layout (unit in mm)

4.2.2 Layout Guideline

1. Minimum 10 mils traces width for VDDMA, VDDF, VDDIO, VDDD and VSS.
2. Place capacitors close to the chip.
3. Keep chip away from any heat sources (e.g., MCU, power source, etc.).
4. VDDD_R connect 1 μ F capacitor to the ground and place close to the chip then connect to VDDD.

4.2.3 FPC Stiffener Design

For FPC board design, a stiffener at the FPC bottom side is required to strengthen the board.

Recommended stiffener:

1. FR4 with minimum thickness of 0.4mm.
2. Stainless steel with minimum thickness 0.15mm.

4.3 Assembly Guide

4.3.1 Recommended Pb-free Solder Paste

1. Almit LFM-48W TM-HP
2. Senju M705-GRN360-K

4.3.2 IR Reflow Solder Profile




Figure 16. IR Reflow Soldering Profile

Parameter	Symbol	Min	Max	Unit	Note
Ramp-up slope to preheat area	T_{RAMP}	1.5	2.5	°C/sec	From 30 °C to preheat Area
Preheat area temperature	T_{PRE}	170	200	°C	
Preheat area duration	t_s	60	120	sec	
Melting duration	t	30	90	sec	Melting area temp ≥ 220 °C
Melting Temperature	T_{MELT}	220	245	°C	

4.3.3 Stencil for SMT process.

Recommended SMT process, stencil thickness from 0.1 to 0.12 mm.

1. The stencil thickness selection will need to consider passive component around the chip.
2. For surface mounted chip on FPC, the cover layer and adhesive layer total thickness recommended to be less than 40 μm .
3. The recommended ratio of the stencil opening to the pad size is 1:1.