

**Advance Information**

This document contains information on a product under development. The parametric information contains target parameters that are subject to change.

# M21004

## 3G/HD/SD-SDI Low Power Backplane Equalizer and Redriver with 2x2 Crosspoint Switch

The M21004 is a very low power, highly integrated, dual backplane equalizer and redriver with optimized power and performance for Serial Digital Interface (SDI) video applications.

Each of the two independent channels has a 50Ω input buffer with configurable input equalizer, capable of compensating for losses across 40" of FR4 and two connectors. Each channel also includes a 50Ω output buffer with configurable de-emphasis to aid transmission of the signal across an additional 40" of FR4 trace and two connectors. In addition, the M21004 features a non-blocking 2x2 crosspoint switch. The switch allows either input to be routed to any or both of the outputs.

The device has integrated internal supply regulators, allowing it to be powered from a single 1.2V, 1.8V, 2.5V, or 3.3V supply voltage. The power rails for the input and output circuitry are electrically independent from each other and the core supply and thus may be connected to a different voltage rail on the board. This feature enables the M21004 to be DC coupled to any upstream and downstream device in the 1.2V to 3.3V range without level shifting.

The M21004 is offered in a green and RoHS compliant 24-pin QFN package.

### Applications

- 3G/HD/SD-SDI switchers and routers
- SMPTE 259, 292M, 344M, 424M, DVB ASI 270Mb/s


### Features

- Dual FR4 equalizer and output de-emphasis
- Input equalization for up to 40" of FR4 + 2 connectors
- Output de-emphasis for up to 40" of FR4 + 2 connectors
- 2x2 crosspoint switch

- Integrated 50Ω input termination
- Loss of Signal detection at the input
- Very low power consumption (50 mW per channel @1.2V)
- On-chip regulators for operation from 1.2V to 3.3V DC supply
- Universal DC coupling at the input and output with integrated level shifter
- Industrial operating temperature range of -40°C to 85°C
- 4mm x 4mm, 24-pin QFN package

Advance Information

M21004 Block Diagrams



## Ordering Information

Part Number	Package	Operating Temperature
M21004G-xx*	4 mm, 24-pin QFN (RoHS compliant)	-40 °C to 85 °C
* The letter "G" designator after the part number indicates that the device is RoHS compliant. Refer to <a href="http://www.mindspeed.com">www.mindspeed.com</a> for additional information. The RoHS compliant devices are backwards compatible with 225 °C reflow profiles.		

## Revision History

Revision	Level	Date	Description
A	Advance	July 2008	Initial Release



# Table of Contents

---

Ordering Information .....	2
Revision History .....	2
Table of Contents .....	3
1.0 Electrical Characteristics .....	4
2.0 Typical Performance Characteristics .....	7
3.0 Pinout Diagram, Pin Descriptions, and Packaging Outline Drawing .....	8
3.1 Package Drawings and Surface Mount Details .....	10
4.0 Functional Description .....	13
4.1 High Speed Input Description .....	13
4.2 High-Speed Output Description .....	15
4.3 Power Supply Description .....	16
4.4 Logic Control Signals .....	18
4.4.1 Input Equalizer Control .....	18
4.4.2 Output De-emphasis Control .....	18
4.4.2.1 Output Swing Control .....	18

Advance Information



# 1.0 Electrical Characteristics

Unless noted otherwise, specifications in this section apply to nominal power supply, 25 °C ambient temperature, 800 mVpp input data swing, default output data swing, PRBS 2<sup>15</sup> – 1 test pattern, RL = 50Ω. voltages are referenced to AV<sub>SS</sub>.

**Table 1-1. Absolute Maximum Ratings**

Symbol	Parameter	Note	Minimum	Typical	Maximum	Unit
AV <sub>DD</sub>	Analog Core power supply voltage	1	-0.5	—	1.5	V
AV <sub>DD</sub> OUT	Analog power Output supply voltage	1	-0.5	—	3.6	V
AV <sub>DD</sub> IN	Analog power Input supply voltage	1	-0.5	—	3.6	V
V <sub>IN,PCML</sub>	DC input voltage (PCML)	1	-0.5	—	AV <sub>DD</sub> OUT + 0.5	V
V <sub>IN,CMOS</sub>	DC input voltage (CMOS)	1	-0.5	—	AV <sub>DD</sub> OUT + 0.5	V
T <sub>STORE</sub>	Storage temperature	1	-65	—	150	°C
T <sub>JUNC</sub>	Junction temperature	1	-40	—	125	°C
V <sub>ESD,HBM</sub>	Electrostatic discharge voltage (HBM)	1, 2	—	—	4	kV
V <sub>ESD,CDM</sub>	Electrostatic discharge voltage (CDM)	1, 2	—	—	500	V

**NOTES:**

1. Exposure of the device beyond the minimum/maximum limits may cause permanent damage. Limits listed in the above table are stress limits only, and do not imply functional operation within these limits.
2. HBM and CDM per JEDEC Class 2 (JESD22-A114-B).

**Table 1-2. Recommended Operating Conditions**

Symbol	Parameter	Note	Minimum	Typical	Maximum	Unit
AV <sub>DD</sub>	Analog Core supply voltage	—	1.14	1.2	1.26	V
AV <sub>DD</sub> OUT	Analog Output supply voltage	—	1.14	1.2/1.8/2.5/3.3	3.6	V
AV <sub>DD</sub> IN	Analog Input supply voltage	—	1.14	1.2/1.8/2.5/3.3	3.6	V
T	Operating temperature	1	-40	—	85	°C
θ <sub>JA</sub>	Junction to ambient thermal resistance	2	—	TBD	—	°C/W
θ <sub>JC</sub>	Junction to case thermal resistance	2	—	TBD	—	°C/W

**NOTES:**

1. Lower limit is ambient temperature and upper limit is case temperature.
2. Without heatsink and without air flow.

Advance Information

**Table 1-3. Power Consumption Specifications (Per Channel)**

Symbol	Parameter	Note	Minimum	Typical	Maximum	Unit
$I_{DD}$	Core Current consumption	1	—	TBD	TBD	mA
$I_{DDOUT}$	Output Current consumption	1	—	TBD	TBD	mA
$P_{TOTAL}$	Power consumption	1	—	50	TBD	mW
$I_{DD}$	Core Current consumption	2	—	TBD	TBD	mA
$I_{DDOUT}$	Output Current consumption	2		TBD	TBD	mA
$P_{TOTAL}$	Power consumption	2	—	TBD	TBD	mW
$I_{DD}$	Core Current consumption	3	—	TBD	TBD	mA
$I_{DDOUT}$	Output Current consumption	3		TBD	TBD	mA
$P_{TOTAL}$	Power consumption	3	—	TBD	TBD	mW
$I_{DD}$	Core Current consumption	4	—	TBD	TBD	mA
$I_{DDOUT}$	Output Current consumption	4	—	TBD	TBD	mA
$P_{TOTAL}$	Power consumption	4	—	TBD	TBD	mW

**NOTES:**

1.  $AV_{DD}$ ,  $AV_{DDOUT}$  = 1.2V and low output swing setting.
2.  $AV_{DD}$ ,  $AV_{DDOUT}$  = 1.2V and med output swing setting.
3.  $AV_{DD}$ ,  $AV_{DDOUT}$  = 1.8V and high output swing setting.
4.  $AV_{DDOUT}$  = 3.3V, Regulator Enabled and high output swing setting.

**Table 1-4. PCML Input/Output Electrical Characteristics**

Symbol	Parameter	Note	Minimum	Typical	Maximum	Unit
DR	NRZ data rate	—	143	—	2970	Mbps
V <sub>IN</sub>	Input sensitivity	1	250	800	1600	mVppd
IE	Input equalization	—	—	6, 4, 0	—	dB
R <sub>IN</sub>	Input termination resistance	2	—	50	—	Ω
V <sub>LOSA</sub>	LOS level, assert	1	—	100	—	mVpp
V <sub>LOSD</sub>	LOS level, deassert	1	—	200	—	mVpp
V <sub>OUT</sub>	Single-ended output swing - low	5	480	600	720	mVppd
	Single-ended output swing - med	5, 6	640	800	960	mVppd
	Single-ended output swing - high	4, 5	960	1200	1440	mVppd
R <sub>OUT</sub>	Output termination resistance	3	—	50	—	Ω
DE	Output de-emphasis settings	7	—	6, 4, 0	—	dB

**NOTES:**

1. Value specified at the device pins.
2. Internal termination to AV<sub>DD</sub>IN.
3. Internal termination to AV<sub>DD</sub>OUT.
4. To achieve high swing; AV<sub>DD</sub>OUT must be > =1.8V.
5. Measured into 50Ω load.
6. Default output swing level.
7. Measured with 16 ones and 16 zeros pattern.

**Table 1-5. Control/Interface Logic Input/Output Characteristics**

Symbol	Parameter	Note	Minimum	Typical	Maximum	Unit
V <sub>IH</sub>	Input logic high		0.85 x AV <sub>DD</sub> OUT	—	AV <sub>DD</sub> OUT	V
V <sub>IF</sub>	Input logic float		0.25 x AV <sub>DD</sub> OUT	—	0.75 x AV <sub>DD</sub> OUT	V
V <sub>IL</sub>	Input logic low		0	—	0.20 x AV <sub>DD</sub> OUT	V
I <sub>IL</sub>	Input Current logic low		100	—		uA
I <sub>IH</sub>	Input Current logic high		—	—	-100	uA

Advance Information



## 2.0 Typical Performance Characteristics

---


TBD

Advance Information



### 3.0 Pinout Diagram, Pin Descriptions, and Packaging Outline Drawing

Figure 3-1. M21004 Pinout Diagram (Top View)



Advance Information



**Table 3-1. M21004 Pin Descriptions**


Pin Name	Pin Number(s)	Type	Description
AV <sub>SS</sub>	Center Pad	Power	Ground
AV <sub>DD0</sub>	3	Power	Analog Core positive supply for channel 0
AV <sub>DD1</sub>	4	Power	Analog Core positive supply for channel 1
AV <sub>DD</sub> OUT	16	Power	Analog positive supply for output circuitry
AV <sub>DD</sub> IN	24, 7	Power	Analog positive supply for input circuitry
xREG_EN	11	I-Digital	Internal regulator disable L = Enable integrated regulator H = disable integrated regulator
XPT_CTRL[1:0]	12, 20	I-Digital	Input Crosspoint Control L L = Broadcast SDIO; SDIO to SD00, SDIO to SD01 L H = Crossover; SDI1 to SD00, SDIO to SD01 H L = Feedthrough; SDIO to SD00, SDI1 to SDI1 (default) H H = Broadcast SDI1; SDI1 to SD00, SDI1 to SDI1
SWING_CTRL0, 1	22, 15	3-state/ I-Digital	Output swing control for channel 0 and channel 1 L = low F = med(default) H = high
DE_CTRL0, 1	19, 9	3-state/ I-Digital	Output de-emphasis control for channel 0 and channel 1 L = DE off F = Medium DE (default) H = High DE
IE_CTRL0, 1	23, 8	3-state/ I-Digital	Input Equalization control for channel 0 and channel 1 L = IE off F = Medium IE (default) H = High IE
LOS/MUTE0, 1	21, 10	O-Digital/ I-Digital	Configured as output (> 50 kΩ resistive load): LOS alarm output (active high) for channel 0 and channel 1 Configured as input (driven with R < 0.25 kΩ) L = never mute the output H = force mute the output
SDIOP	1	I-Analog	Serial Data video input0, true
SDION	2	I-Analog	Serial Data video input0, complement
SDI1P	5	I-Analog	Serial Data video input1, true
SDI1N	6	I-Analog	Serial Data video input1, complement
SDO0P	18	O-Analog	Serial Data output0, true
SDO0N	17	O-Analog	Serial Data output0, complement
SDO1P	14	O-Analog	Serial Data output1, true
SDO1N	13	O-Analog	Serial Data output1, complement

Advance Information

### 3.1 Package Drawings and Surface Mount Details

The M21004 is assembled in a 24-pin, 4 mm x 4 mm Quad Flat No-Lead (QFN) package. The exposed die paddle serves as the IC ground ( $AV_{SS}$ ), and the primary means of thermal dissipation. This die paddle should be soldered to the PCB ground. A cross-section of the QFN package can be found in [Figure 3-2](#).

**Figure 3-2. QFN Package Cross Section**



Advance Information



Figure 3-4. M21004 24-Pin Package Dimensions

SYMBOL	PITCH VARIATION E		
	MIN.	NOM.	MAX.
$\text{E}$	0.50 BSC		
N	24		
Nd	6		
Ne	6		
L	0.30	0.40	0.50
b	0.18	0.23	0.30
D2	2.00	2.10	2.20
E2	2.00	2.10	2.20

SYMBOL	COMMON DIMENSIONS		
	MIN.	NOM.	MAX.
A	0.80	0.85	0.90
A1	0.00	0.01	0.05
A2	0.60	0.65	0.70
A3	0.20 REF.		
D	4.00 BSC		
D1	3.75 BSC		
E	4.00 BSC		
E1	3.75 BSC		
$\theta$	0	-	12°
P	0.24	0.42	0.60
Q	0.30	0.40	0.65
P	0.13	0.17	0.23


Advance Information



# 4.0 Functional Description

Figure 4-1 illustrates the functional block diagram of the M21004. The subsequent sections provide additional detail on the operation of the device.

Figure 4-1. M21004 Functional Block Diagram



Advance Information

## 4.1 High Speed Input Description


The M21004 features two inputs with a 50Ω termination to AV<sub>DD</sub>IN. AV<sub>DD</sub>IN can be supplied from any voltage ranging from 1.2V to 3.3V.

In order to improve signal integrity when used in large systems, each input also comes equipped with programmable input equalization (IE) for FR4 trace. There are three settings for input equalization: 6 dB, 4 dB and

0 dB (or no equalization). The IE for each input channel is controlled through the corresponding three state control pin: IE\_CTRL0 or IE\_CTRL1.


In most SDI applications, it is important to avoid AC coupled data interfaces between devices wherever possible. In addition to reducing the number of components, DC coupling will result in more system jitter margin. In order to accommodate DC coupling with the upstream device, the AV<sub>DD</sub>IN power domain of the M21004 is electrically independent from all other power domains allowing it to be tied to the VDD of the upstream device. This is demonstrated in Figure 4-2 below.

**Figure 4-2. M21004 AV<sub>DD</sub>IN Connected to the VDD of the Upstream Device**



Alternatively and provided that the internal regulators are not used, the M21004 allows for the input to be self biased, eliminating the need for an electrical connection between the supply voltages of the upstream device and M21004. This configuration offers the benefit of keeping the supply of the previous device and the power domain(s) of the M21004 completely isolated, while still allowing DC coupling. This self biasing scheme is demonstrated in Figure 4-3 below.

**Figure 4-3. Self Biasing the Input of M21004**



In this configuration, the minimum input common mode that can be tolerated is 600 mV. If AC coupling is desired or necessary, then the capacitor should be at least 4.7 µF for SDI applications.

Advance Information

A Loss of Signal (LOS) detector monitors each input and issues an alarm when the input signal level dips below the detection threshold of 200 mVppd. A hysteresis of +100 mV has been implemented, to avoid chattering of the xALARM pin.

By default, the LOS alarm mutes the signal of that particular input. The LOS pin maybe overridden with an external signal to prevent muting of the output.

## 4.2 High-Speed Output Description


The M21004 features differential positive current mode logic (PCML) drivers with integrated 50Ω pull ups to AV<sub>DD</sub>OUT. AV<sub>DD</sub>OUT may be supplied from any voltage ranging from 1.2V to 3.3V.

The differential, peak-to-peak output swing for each PCML driver is selectable and may be set to low, med, or high through the SWING\_CTRL pin. Please note that the high output swing setting is only available when AV<sub>DD</sub>OUT is supplied from a voltage of 1.8V or greater.

In order to improve signal integrity when used in large systems, each output also comes equipped with programmable de-emphasis (DE) for FR4 trace. There are three settings for output de-emphasis: 0 dB (or no DE), 4 dB, and 6 dB. The de-emphasis level for each output is set through the DE\_CTRL0 and DE\_CTRL1 pins.

In most SDI applications, it is important to avoid AC coupled data interfaces between devices wherever possible. In addition to reducing the number of components, DCcoupling will result in more system jitter margin. In order to accommodate DC coupling with the downstream device, the AV<sub>DD</sub>OUT power domain of the M21004 is electrically independent from all other power domains, therefore allowing it to be tied to the VDD of the downstream device. This is demonstrated in [Figure 4-4](#) below.

**Figure 4-4. M21004 AV<sub>DD</sub>OUT Connected to the VDD of the Downstream Device**



If AC coupling is desired or necessary, then the capacitor should be at least 4.7 uF.

Advance Information

### 4.3 Power Supply Description

The device core is designed to operate from a nominal 1.2V supply. However, if a 1.2V supply is not available locally then the internal regulator can be used to create a 1.2V domain from AV<sub>DD</sub>OUT.


Note that as AV<sub>DD</sub>IN is electrically independent, it must always be supplied with a voltage within the specified range regardless of whether the regulator is enabled or not.

The regulator is controlled through the active low xREG\_EN pin. Setting the pin LOW by connecting it to AV<sub>SS</sub> enables the regulator. The xREG\_EN signal is referenced to AV<sub>DD</sub>OUT, so in order to set it HIGH it must be connected to that supply rail. However, the pin features an integrated pull-up resistor, so it may be left floating if the regulator is not used.

The total power consumption of the device will increase when the internal regulator is enabled.

Figure 4-5 to Figure 4-8 illustrate the connection for four different supply configurations. Note that the decoupling capacitors must be 0.1 uF or greater.

Figure 4-5. Supply Configuration Example #1



Advance Information



Figure 4-6. Supply Configuration Example #2




Figure 4-7. Supply Configuration Example #3





Figure 4-8. Supply Configuration Example #4



Advance Information

## 4.4 Logic Control Signals

The M21004 may be configured through several digital control pins. In order to allow interfacing to logic levels other than the 1.2V core voltage, the digital control signals are referenced to  $AV_{DDOUT}$ .

Some digital control pins have three states: HIGH (H), LOW (L), or FLOATING (F). In order to assert the F state, the pin must be left unconnected or undriven.

### 4.4.1 Input Equalizer Control

The IE\_CTRL pins in the M21004 set the equalizer level for the corresponding inputs.

**Table 4-1. Operation of IE\_CTRL Pins (Input Equalizer)**

Pin	Level	Function
IE_CTRL0, IE_CTRL1	L	Input equalization disabled
	F	Med equalization (default)
	H	High equalization

### 4.4.2 Output De-emphasis Control

The DE\_CTRL pins in the M21004 set the de-emphasis level for the corresponding outputs.

**Table 4-2. Operation of DE\_CTRL Pins (De-emphasis)**

Pin	Level	Function
DE_CTRL0, DE_CTRL1	L	De-emphasis disabled
	F	Med de-emphasis (default)
	H	High de-emphasis

#### 4.4.2.1 Output Swing Control

The SWING\_CTRL pin in the M21004 sets the PCML swing level for the corresponding output.

**Table 4-3. Operation of SWING\_CTRL Pin**

Pin	Level	Function
SWING_CTRL0, SWING_CTRL1	L	Output swing set to low
	F	Output swing set to med (default)
	H	Output swing set to high

[www.mindspeed.com](http://www.mindspeed.com)

General Information:  
Telephone: (949) 579-3000  
Headquarters - Newport Beach  
4000 MacArthur Blvd., East Tower  
Newport Beach, CA 92660

Advance Information

© 2009 Mindspeed Technologies<sup>®</sup>, Inc. All rights reserved.

Information in this document is provided in connection with Mindspeed Technologies<sup>®</sup> ("Mindspeed<sup>®</sup>") products. These materials are provided by Mindspeed as a service to its customers and may be used for informational purposes only. Except as provided in Mindspeed's Terms and Conditions of Sale for such products or in any separate agreement related to this document, Mindspeed assumes no liability whatsoever. Mindspeed assumes no responsibility for errors or omissions in these materials. Mindspeed may make changes to specifications and product descriptions at any time, without notice. Mindspeed makes no commitment to update the information and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF MINDSPEED PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, CONSEQUENTIAL OR INCIDENTAL DAMAGES, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. MINDSPEED FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. MINDSPEED SHALL NOT BE LIABLE FOR ANY SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS, WHICH MAY RESULT FROM THE USE OF THESE MATERIALS.

Mindspeed products are not intended for use in medical, lifesaving or life sustaining applications. Mindspeed customers using or selling Mindspeed products for use in such applications do so at their own risk and agree to fully indemnify Mindspeed for any damages resulting from such improper use or sale.